

# VM6069

# **CUSTOM PROTOCOL INTERFACE**

# **USER'S MANUAL**


82-0041-000 Rev. April 7, 2003

VXI Technology, Inc.

2031 Main Street Irvine, CA 92614-6509 (949) 955-1894



VXI Technology, Inc.



# TABLE OF CONTENTS

#### INTRODUCTION

Certification	
Warranty	
Limitation of Warranty	
Restricted Rights Legend	
DECLARATION OF CONFORMITY	
GENERAL SAFETY INSTRUCTIONS	
Terms and Symbols	
Warnings	
SUPPORT RESOURCES	
SECTION 1	
INTRODUCTION	
Introduction	
Description	
VM6069 Features	
SECTION 2	
PREPARATION FOR USE	17
Installation	
Calculating System Power and Cooling Requirements	
Setting the Chassis Backplane Jumpers	
Setting the Logical Address	
Front Panel Interface	
SECTION 3	
Programming	
Introduction	
Interface FPGA	
User FPGA	
Register Access	
Flash Memory	
Flash - Read / Write	
Downloading User FPGA Code / Data Pattern	
User FPGA Design	
User FPGA Design Guidelines	
User FPGA Signal Description	
VXI Register Address Decoding	
VMIP Data Bus Interface	
VXI Bus Acknowledge	
VMIP Bus Timing	
Using the Interrupt Signal	
Accessing Peripherals	
SRAM	
Flash Memory	
Open Collector Buffers SIPEX Transmitters	
SIPEX Receivers	
SIPEX Receivers	
VXI Bus TTL Trigger Input	
VXI Bus TTL Trigger Output	
SECTION 4	
COMMAND DICTIONARY	
Introduction	
Programming	
1 togramming	

Notation	
Alphabetical Command Listing	
Command Dictionary	
IEEE 488.2 COMMON COMMANDS	
*CLS	
*ESE	64
*ESR?	
*IDN?	
*OPC	
*RST	
*SRE	
*STB?	
*TRG	
*TST?	
*WAI	
INSTRUMENT SPECIFIC SCPI COMMANDS	
CALibration:SECure:CODE	
CALibration:SECure[:STATe]	
OUTPut[:STATe]	
OUTPut:TTLTrg	
OUTPut[:TTLTrg]:POLarity	
PROGram:MODule	
TRIGger:SOURce:TTLTrg	
TRIGger[:STATe]	
REQUIRED SCPI COMMANDS	
STATus:OPERation:CONDition?	
STATUS:OFERation:EONDHON?	
STATUS:OFERation: ENABLE	
STATUS: OPERation: PTR	
STATus:OPERation[:EVENt]?	
STATUS: PRESet	
STATus:QUEStionable:CONDition?	
STATus:QUEStionable:ENABle	
STATus:QUEStionable[:EVENt]?	
APPENDIX A - APPLICATION EXAMPLE	
Sample Code	
Memory Access	
SIPEX Latch	
Open Collector Buffers	
Misc. Registers	
UF_STD.UCF	
UF_STD.V	
LOOPBACK CONNECTOR USED TO TEST VM6069	
APPENDIX B - VM6069 SCHEMATIC	
50-0110-000 - SCHEMATIC, VM6069, UNIVERSAL SERIAL INTERFACE	
DEX	
DEX	••••••

www.vxitech.com

#### CERTIFICATION

VXI Technology, Inc. (VTI) certifies that this product met its published specifications at the time of shipment from the factory. VTI further certifies that its calibration measurements are traceable to the United States National Institute of Standards and Technology (formerly National Bureau of Standards), to the extent allowed by that organization's calibration facility, and to the calibration facilities of other International Standards Organization members.

#### WARRANTY

The product referred to herein is warranted against defects in material and workmanship for a period of three years from the receipt date of the product at customer's facility. The sole and exclusive remedy for breach of any warranty concerning these goods shall be repair or replacement of defective parts, or a refund of the purchase price, to be determined at the option of VTI.

For warranty service or repair, this product must be returned to a VXI Technology authorized service center. The product shall be shipped prepaid to VTI and VTI shall prepay all returns of the product to the buyer. However, the buyer shall pay all shipping charges, duties, and taxes for products returned to VTI from another country.

VTI warrants that its software and firmware designated by VTI for use with a product will execute its programming when properly installed on that product. VTI does not however warrant that the operation of the product, or software, or firmware will be uninterrupted or error free.

#### LIMITATION OF WARRANTY

The warranty shall not apply to defects resulting from improper or inadequate maintenance by the buyer, buyersupplied products or interfacing, unauthorized modification or misuse, operation outside the environmental specifications for the product, or improper site preparation or maintenance.

VXI Technology, Inc. shall not be liable for injury to property other than the goods themselves. Other than the limited warranty stated above, VXI Technology, Inc. makes no other warranties, express or implied, with respect to the quality of product beyond the description of the goods on the face of the contract. VTI specifically disclaims the implied warranties of merchantability and fitness for a particular purpose.

#### **RESTRICTED RIGHTS LEGEND**

Use, duplication, or disclosure by the Government is subject to restrictions as set forth in subdivision (b)(3)(ii) of the Rights in Technical Data and Computer Software clause in DFARS 252.227-7013.

VXI Technology, Inc. 2031 Main Street Irvine, CA 92614-6509 U.S.A.

	OF CONFORMITY rding to ISO/IEC Guide 22 and EN 45014
MANUFACTURER'S NAME	VXI Technology, Inc.
MANUFACTURER'S ADDRESS	2031 Main Street Irvine, California 92614-6509
PRODUCT NAME	Custom Protocol Interface
MODEL NUMBER(S)	VM6069
PRODUCT OPTIONS	All
PRODUCT CONFIGURATIONS	All
the Low Voltage Directive 73/23/EEC and t	rementioned product conforms to the requirements of he EMC Directive 89/366/EEC (inclusive 93/68/EEC) The product has been designed and manufactured
SAFETY	EN61010 (2001)
EMC	EN61326 (1997 w/A1:98) Class A CISPR 22 (1997) Class A VCCI (April 2000) Class A ICES-003 Class A (ANSI C63.4 1992) AS/NZS 3548 (w/A1 & A2:97) Class A FCC Part 15 Subpart B Class A EN 61010-1:2001
The product was installed into a C-size VXI i	mainframe chassis and tested in a typical configuration.
	s been designed to be in compliance with the relevant sections g with all essential requirements of the Low Voltage Directive.
April 2003	Jemy Tatton Jerry Patton, QA Manager

VXI Technology, Inc.

# **GENERAL SAFETY INSTRUCTIONS**

Review the following safety precautions to avoid bodily injury and/or damage to the product. These precautions must be observed during all phases of operation or service of this product. Failure to comply with these precautions, or with specific warnings elsewhere in this manual, violates safety standards of design, manufacture, and intended use of the product.

Service should only be performed by qualified personnel.

#### TERMS AND SYMBOLS

These terms may appear in this manual:

WARNING	Indicates that a procedure or condition may cause bodily injury or death.
CAUTION	Indicates that a procedure or condition could possibly cause damage to equipment or loss of data.

These symbols may appear on the product:



ATTENTION - Important safety instructions



Frame or chassis ground

#### WARNINGS

Follow these precautions to avoid injury or damage to the product:

Use Proper Power Cord	To avoid hazard, only use the power cord specified for this product.
Use Proper Power Source	To avoid electrical overload, electric shock or fire hazard, do not use a power source that applies other than the specified voltage.
Use Proper Fuse	To avoid fire hazard, only use the type and rating fuse specified for this product.

## WARNINGS (CONT.)

	Avoid Electric Shock	To avoid electric shock or fire hazard, do not operate this product with the covers removed. Do not connect or disconnect any cable, probes, test leads, etc. while they are connected to a voltage source. Remove all power and unplug unit before performing any service. <i>Service should only be performed by qualified personnel.</i>
	Ground the Product	This product is grounded through the grounding conductor of the power cord. To avoid electric shock, the grounding conductor must be connected to earth ground.
	Operating Conditions	<ul> <li>To avoid injury, electric shock or fire hazard:</li> <li>Do not operate in wet or damp conditions.</li> <li>Do not operate in an explosive atmosphere.</li> <li>Operate or store only in specified temperature range.</li> <li>Provide proper clearance for product ventilation to prevent overheating.</li> <li>DO NOT operate if any damage to this product is suspected. <i>Product should be inspected or serviced only by qualified personnel.</i></li> </ul>
)	Improper Use	The operator of this instrument is advised that if equipment is used in a manner not specified in this manual, the protection provided by this equipment be may be impaired.

## **SUPPORT RESOURCES**

Support resources for this product are available on the Internet and at VXI Technology customer support centers.

#### **Internet Support**

E-mail: support@vxitech.com Web Address: http://www.vxitech.com

#### **Telephone Support (U.S.)**

- Tel: (949) 955-1894 West Coast (216) 447-8950 East Coast
- Fax: (949) 955-3041 West Coast (216) 447-8951 East Coast

#### VXI Technology Headquarters

Technical Support VXI Technology, Inc. 2031 Main Street Irvine, CA 92614-6509

Tel: (949) 955-1894 Fax: (949) 955-3041



VXI Technology, Inc.

# **SECTION 1**

## INTRODUCTION

#### INTRODUCTION

The VM6069 is a Custom Protocol Interface that provides various I/Os that are programmed and controlled by the User FPGA. It provides easy interface design to the VXIbus so that the User FPGA code can be designed, accessed and controlled by device dependent registers.

The most powerful feature of the VM6069 is that it is a member of the VXI Technology VMIP<sup>™</sup> (*VXI Modular Instrumentation Platform*) family of VXIbus. This gives the user the added flexibility of combining it with other instruments, such as digital multimeters or digitizers, to create a multi-function C-size card. The VM6069 may be combined with any of the other members of the VMIP family to form a customized and highly integrated instrument (see Figure 1-1). This allows the user to reduce system size and cost by combining the VM6069 with two other instrument functions in a singlewide C-size VXIbus module. Up to three VM6069s can also be combined together on a single VXIbus card, making it an ideal choice for many applications.




FIGURE 1-1 VMIP PLATFORM

#### DESCRIPTION

The VM6069 Custom Protocol Interface can be used in standard and non-standard protocol interfacing, where the hardware remains the same, and the FPGA program changes for each interface.

The protocol to be executed by this card can be downloaded to flash memory from the VXI controller through registers. At power-up, the User FPGA loads itself from flash memory. Module control and module status are done through the registers. All registers are mapped to device dependent registers.

The heart of the VM6069 is the User FPGA, which can be modified over the VXIbus backplane. Logic patterns are created to make the VM6069 conform to a desired protocol and downloaded to flash memory on the VM6069. There is 512k of on-board Flash memory; 64k is used for the User FPGA patterns and the remainder is available to the VM6069 for other user-defined pattern. The User FPGA is also supported by two Mbytes of RAM for data reception and transmission. There are three types of electrical interfaces that can be manipulated by the User FPGA:

- Two programmable multi-mode serial transceivers: RS232, RS422, RS449, RS485, V35, and EIA530. These two programmable interfaces can be used as two standard serial interface channels; or, a total of twelve differential drivers and eight differential receivers can be manipulated by the User FPGA.
- Two 8-bit open collector transceivers controlled as either input or output on an 8-bit basis.




FIGURE 1-2 VM6069 BLOCK DIAGRAM

### VM6069 FEATURES

FEATURES		
INTERFACE FPGA		
	Provides startup and control interface to the User FPGA. Provides controls to download or read flash memory.	
FLASH MEMORY		
	Flash memory has 4 Mbits of memory. It is split into a code and data area. In the code area, the User FPGA code is loaded. In the data area, user defined data patterns can be loaded. Flash memory is written from the VXIbus via the Interface FPGA.	
USER FPGA		
	The User FPGA is the heart of the system and provides the hardware interface to all the peripherals and memory. This also has buffered VMIP signals so that the device dependent registers can access it. On power up, it reads the configuration from flash code memory automatically. The User FPGA can read the data area of flash memory if the user designs his code to do so.	
SRAM		
	Static RAM has 2 MB of memory. Both word and byte access is possible. Use of this memory depends on the User FPGA design code.	
Peripherals		
	The VM6069 provides various flexible I/Os. The use of these I/Os depends on the User FPGA code design.	
SIPEX Drivers & Receivers	There are twelve drivers and eight receivers. They can be configured in RS232/RS422 and RS485.	
Open Collector I/O	There are sixteen open collector I/Os that are byte configurable in input or output mode.	

User FPGA	✓ 13k gates. Xilinx XC4013XL	
RAM	✓ 2 Mbytes	
Serial Drivers/Receivers	<ul> <li>✓ 12 drivers, 8 receivers</li> <li>✓ 2 channels. Sipex 503CF</li> <li>✓ 5 Mbs data rate</li> <li>✓ Programmable RS232, RS422, RS449, RS485, V35, EIA530</li> </ul>	
Open Collector Transceivers	<ul> <li>✓ 16 channels, programmable on an 8-bit basis as TTL inputs or open collector outputs</li> <li>✓ 10 MHz data rate</li> </ul>	

## TABLE 1-1 VM6069 GENERAL SPECIFICATIONS

# **SECTION 2**

# **PREPARATION FOR USE**

#### INSTALLATION

When the VM6069 is unpacked from its shipping carton, the contents should include the following items:

VM6069 Custom Protocol Interface Module
(1)VM6069 Custom Protocol Interface Module User's Manual (this manual)
(2) 3 <sup>1</sup>/<sub>2</sub>" diskettes: VM6069 Flash Memory Load and sample code (VTI P/N 72-0025-000)

All components should be immediately inspected for damage upon receipt of the unit.

Once the VM6069 is assessed to be in good condition, it may be installed into an appropriate C-size or D-size VXIbus chassis in any slot other than slot zero. The chassis should be checked to ensure that it is capable of providing adequate power and cooling for the VM6069. Once the chassis is found adequate, the VM6069's logical address and the chassis' backplane jumpers should be configured prior to the VM6069's installation.

#### **CALCULATING SYSTEM POWER AND COOLING REQUIREMENTS**

The power and cooling requirements of the VM2601 are given in the specification table in Section 1 of this manual. It is imperative that the chassis provide adequate power and cooling for this module. Referring to the chassis user manual, confirm that the power budget for the system (the chassis and all modules installed therein) is not exceeded and that the cooling system can provide adequate airflow at the specified backpressure.



It should be noted that if the chassis cannot provide adequate power to the module, the instrument may not perform to specification or possibly not operate at all. In addition, if adequate cooling is not provided, the reliability of the instrument will be jeopardized and permanent damage may occur. Damage found to have occurred due to inadequate cooling will void the warranty on the instrument in question.

#### SETTING THE CHASSIS BACKPLANE JUMPERS

Please refer to the chassis operation manual for further details on setting the backplane jumpers.

#### SETTING THE LOGICAL ADDRESS


The logical address of the VM6069 is set by a single 8-position DIP switch located near the VMIP module's backplane connectors (this is the only switch on the module). The switch is labeled with positions 1 through 8 and with an ON position. A switch pushed toward the ON legend will signify a logic 1; switches pushed away from the ON legend will signify a logic 0. The switch located at position 1 is the least significant bit while the switch located at position 8 is the most significant bit. See Figure 2-1 for examples of setting the logical address switch.

		Switch Position	Switch Value
		1	1
SET TO 4	SET TO 8	2	2
		3	4
		4	8
ON	ON	5	16
		6	32
1 2 3 4 5 6 7 8	1 2 3 4 5 6 7 8	7	64
SET TO 168	SET TO 255 (Dynamic)	8	128

FIGURE 2-1 LOGICAL ADDRESS SWITCH SETTING EXAMPLES

The VMIP may contain three separate instruments and will allocate logical addresses as required by the VXIbus specification (revisions 1.3 and 1.4). The logical address of the instrument is set on the VMIP carrier. The VMIP logical addresses must be set to an even multiple of 4 <u>unless</u> <u>dynamic addressing is used</u>. Switch positions 1 and 2 must always be set to the OFF position. Therefore, only addresses of 4, 8, 12, 16, ...252 are allowed. The address switch should be set for one of these legal addresses and the address for the second instrument (the instrument in the center position) will automatically be set to the switch set address plus one; while the third instrument (the instrument in the lowest position) will automatically be set to the switch set address plus two. If dynamic address configuration is desired, the address switch should be set for a value of 255 (All switches set to ON). Upon power-up, the slot 0 resource manager will assign the first available logical addresses to each instrument in the VMIP module.

If dynamic address configuration is desired, the address switch should be set for a value of 255. (All switches set to ON). Upon power-up, the slot-0 resource manager will assign the first available logical addresses to each instrument in the VMIP module.



### FRONT PANEL INTERFACE

The peripheral I/Os are terminated at the high-density 68-pin SCSI connector.

Regardless of whether the VM6069 is configured with other VM6069 modules or with other VMIP modules, each interface is treated as an independent instrument in the VXIbus chassis. Each has its own Unique Logical Address and, as such, its own front panel ACCESS and FAIL indicators.



SCSI Conn. Pin	Signal Name	SCSI Conn. Pin	Signal Name
1	TXD1+ (OUT)	35	TXC2- (OUT)
2	TXD1- (OUT)	36	TXC2+ (OUT)
3	RXD1+(IN)	37	RXC2- (IN)
4	RXD1- (IN)	38	RXC2+(IN)
5	RTS1+(OUT)	39	ST2- (OUT)
6	RTS1- (OUT)	40	ST2+ (OUT)
7	CTS1+(IN)	41	RL2- (OUT)
8	CTS1- (IN)	42	RL2+ (OUT)
9	DTR1+(OUT)	43	R1IN+ (QQ0)
10	DTR1- (OUT)	44	R1IN- (QQ1)
11	DSR1+(IN)	45	R2IN+(QQ2)
12	DSR1- (IN)	46	R2IN- (QQ3)
13	TXC1+ (OUT)	47	R3IN+ (QQ4)
14	TXC1- (OUT)	48	R3IN- (QQ5)
15	RXC1+(IN)	49	R4IN+ (QQ6)
16	RXC1-(IN)	50	R4IN- (QQ7)
17	ST1+(OUT)	51	(NC)
18	ST1- (OUT)	52	(NC)
19	RL1+(OUT)	53	(NC)
20	RL1- (OUT)	54	(NC)
21	GND	55	(NC)
22	GND	56	(NC)
23	TXD2+ (OUT)	57	(NC)
24	TXD2- (OUT)	58	(NC)
25	RXD2+(IN)	59	GND
26	RXD2- (IN)	60	GND
27	RTS2+ (OUT)	61	DOUT1 (QQ8)
28	RTS2- (OUT)	62	DOUT2 (QQ9)
29	CTS2+(IN)	63	DOUT3 (QQ10)
30	CTS2- (IN)	64	DOUT4 (QQ11)
31	DTR2+ (OUT)	65	DOUT5 (QQ12)
32	DTR2- (OUT)	66	DOUT6 (QQ13)
33	DSR2+(IN)	67	DOUT7 (QQ14)
34	DSR2- (IN)	68	DOUT8 (QQ15)

## TABLE 2-1 VM6069 CONNECTOR PINOUTS

The pin locations for J200, J201 and J202 are shown in Figure 2-3. Contact the factory for information on mating connectors.




FIGURE 2-3 J200, J201 AND J202 PIN LOCATIONS

VXI Technology, Inc.

# **SECTION 3**

## PROGRAMMING

#### INTRODUCTION

The VM6069 is a register-based module that allows for fast data throughput along the VXIbus backplane. The examples in this section show how to integrate customer-defined logic patterns with what is required to operate the VM6069. Services are also available through VXI Technology's custom engineering services to develop the VHDL/VERILOG code from protocol information.

The protocol to be executed by this card can be downloaded to flash memory from the VXI controller through the registers. The module control, module status and FIFO access are all done through the registers. These registers are mapped to device dependent registers.




FIGURE 3-1 VM6069 UNIVERSAL SERIAL INTERFACE

#### **INTERFACE FPGA**

The Interface FPGA (QL2003-1TQFP144C) handles the interface between the VMIP and the VM6069. The Interface FPGA generates the necessary hand-shaking signals to the VMIP. It provides the VXIbus access to flash memory (AM29F040) for loading or changing the Protocol FPGA dynamically.

The figure on the next page describes the Interface FPGA design. The user can not change this design, it is given only for reference.

The Interface FPGA uses one register of the device dependent registers (20H). The rest of the device dependent registers (22H-3EH) may be decoded and used in the User FPGA design.

The Interface FPGA handles the VXI/VMIP and flash memory interface. It allows read/write access to flash memory from the VXI backplane. It also provides buffered VXI/VMIP signals to the User FPGA.

#### **USER FPGA**

The User FPGA (XILINX XC4013XL) is used for protocol execution. The configuration data for this device is loaded from flash memory by the master parallel configuration mode. This allows changing the VHDL/VERILOG design code dynamically for different protocol FPGA designs by loading flash memory through the VXIbus. The reset bit should be asserted and de-asserted after loading new VHDL/VERILOG design code to flash memory, which will force the device into configuration mode.

If the User FPGA has to transmit data, data would be written to SRAM through the VXIbus. The User FPGA then reads the data from SRAM and transmits it through the external interface.

If the User FPGA has to receive data, the User FPGA will receive the data from the external interface and then writes the data into SRAM. Data can then be read from SRAM through the VXIbus.

The 2 Mbytes of SRAM can be used as FIFO. The FIFO logic to interface the SRAM is emulated in the User FPGA.




FIGURE 3-2 VM6069 INTERFACE FPGA

#### **REGISTER ACCESS**

The module is accessed as a register-based VXI card. The device dependent registers (20H to 3EH) are available for use.

Address in Hex	Function	
22 - 3E	User FPGA Access Registers (Depends on the User FPGA Code)	
20	Interface FPGA Control / Status Register	
1E		
1C		
1A		
18		
16	[ A32 Pointer Low ]	
14	[ A32 Pointer High ]	
12	[ A24 Pointer Low ]	
10	[ A24 Pointer High ]	
Е	Data Low	
С	Data High	
А	Response [/Data Extended]	
8	Protocol [/Signal] Register	
6	[Offset Register]	
4	Status / Control Register	
2	Device Type	
0	ID Register	

## TABLE 3-1 A16 Address Space - Register Map

Bit	Function		Access Type
0 - 7	Flash Data (Bit-	Flash Data (Bit-0 is D0 / Bit-7 is D7)	
8	User FPGA Ready	1 Ready, 0 Not Ready	Read Only
9	Reset User FPGA	1 Reset, 0 Not Reset	Read / Write
10	Clear User FPGA 1 Clear, 0 Not Clear		Read / Write
11	Code / Data Select	1 Flash Code, 0 Flash Data	Read / Write
12-15	See Table 3-3		

## TABLE 3-2 CONTROL / STATUS REGISTER (20H)

User FPGA Ready:	This bit is high once the User FPGA reads flash memory and configures itself. A low on this bit indicates that the User FPGA configuration has not been completed. Configuration failure may be caused by the following:
	<ol> <li>Flash memory does not have the valid code for the User FPGA.</li> <li>An electrical fault has occurred in the User FPGA related circuits.</li> </ol>
Reset User FPGA:	A high on this bit forces the User FPGA into a "sleep" mode and the next falling edge causes the User FPGA to read Flash memory and configure itself.
Clear User FPGA:	This is similar to the Reset User FPGA bit, but its use depends on the User FPGA design. Writing to this bit causes a low going pulse on the PFPGACLR* signal to the User FPGA. This can be used as a system reset in the User FPGA design; however, it does not force the User FPGA to read flash memory.
Code / Data Select:	A high on this bit selects the lower half of flash memory, and a low on this bit selects the upper half of flash memory. The FPGA design code needs to be loaded into the lower half of flash memory.
Flash Data:	When a write is made, these bits (one byte) are written to flash memory. When a read is made, these bits read flash memory data. See the next table for addressing flash memory.

Bits 12 to 15 for Flash Access Control from VXIbus						
Hex Value	Bit 15	Bit 14	Bit 13	Bit 12	Function Access Type	
0	0	0	0	0	No Access for VXI Bus Read / Write	
1	0	0	0	1	Reset Address Counter - see note Read / Write	
2	0	0	1	0	Increment Address Counter - see note Read / Write	
3	0	0	1	1	Spare 1 Read / Write	
4	0	1	0	0	Access Sequential Address	Read / Write
5	0	1	0	1	Access Address 5555H	Read / Write
6	0	1	1	0	Access Address 2AAAH Read / Write	
7	0	1	1	1	Spare 2	Read / Write
8	1	0	0	0	Sector 0 - Addr 00000-0FFFF	Read / Write
9	1	0	0	1	Sector 1 - Addr 10000-1FFFF	Read / Write
Α	1	0	1	0	Sector 2 - Addr 20000-2FFFF	Read / Write
В	1	0	1	1	Sector 3 - Addr 30000-3FFFF	Read / Write
С	1	1	0	0	Sector 4 - Addr 40000-4FFFF	Read / Write
D	1	1	0	1	Sector 5 - Addr 50000-5FFFF	Read / Write
Ε	1	1	1	0	Sector 6 - Addr 60000-6FFFF	Read / Write
F	1	1	1	1	Sector 7 - Addr 70000-7FFFF	Read / Write

### TABLE 3-3 CONTROL / STATUS REGISTER (20H) - BITS 12-15

These bits are used to access the flash memory. For normal operation (for the User FPGA to function), the **No Access for VXI Bus** function needs to be selected. A flash load utility is provided to download the User FPGA design (.EXO format) to flash memory. The utility loads the design into the lower half of flash memory. The user defined pattern (data that is not part of the design) needs to be loaded into the upper half of flash memory. Refer to this table to access the upper half of flash memory.

- **No Access for VXI Bus:** This disables access to flash memory from the VXI backplane. For normal module operation, these bits need to be zero.
- Addressing Flash Memory: A flash memory address is generated by the Interface FPGA when accessed from the VXI backplane. It uses the internal address counter (A0-A18 to access the flash memory. This address counter can be reset (resetting the address counter points it to the first location in flash memory), and incremented by writing to these bits. Only sequential flash memory access is available from the VXI backplane; however, two pre-defined address locations (5555H and 2AAAH) can be accessed independent of the address counter (see above table). In addition, individual sectors can be selected independent of the address counter. This sector addressing is only useful for erasing the specified sector; it cannot be used to read or write to flash memory.

*NOTE:* Address counter reset and increment is done only when the bits are written to. If a read is done when these bits are set, it uses the current address to read the flash memory.

#### FLASH MEMORY

The flash memory (AM29F40) has 4M bit (524,228 x 8 bits) divided into eight sectors; each sector is 64KB. The User FPGA (XC4013XL) needs 393,623 bits of configuration data. This is less than one sector of the flash memory. Four sectors (0-3) are allocated for the User FPGA and four sectors (4-7) are allocated for data pattern storage. This means there are more than three sectors available for future expansion of the FPGA configuration.

#### FLASH - READ / WRITE

The flash memory address is generated by the Interface FPGA and it depends on the control/status register. The required control bits are provided to select the code/data memory area: to access the memory sequentially, and to access the memory in predefined addresses, so as to specify the various command sequences.

Erasing, downloading and reading flash can be done per the following sequence. Though multiple sectors can be erased simultaneously, each sector should be erased one at a time. The time between two sector addresses (to erase two sectors at once) is  $87\mu s$  max., which is too time constraining for most programming environments.

#### DOWNLOADING USER FPGA CODE / DATA PATTERN

The following steps explain the flash memory downloading sequence; however, it is recommended to use the software utility provided to download the User FPGA design (.EXO format) to flash memory.

- 1. Put the User FPGA in reset mode
  - (a) Write 0200H to register 20H
- 2. Do Chip Reset
  - (a) Write 42F0H to register 20H
- 3. Check Manufacturer Code and Device Code
  - (a) Write 52AAH to register 20H Writes AAH to address 5555H
  - (b) Write 6255H to register 20H Writes 55H to address 2AAAH
  - (c) Write 5290H to register 20H Writes 90H to address 5555H
  - (d) Write 1200H to register 20H *Reset the address counter (to select even address)*

address)

*The data should be 01H (manufacturer code)* 

- (e) Read from register 20H
- (f) Write 2200H to register 20H Increment address counter (to become odd
- (g) Read from register 20H The data should be A4H (device code)

- 4. Do Chip Erase / Sector Erase
  - (a) Write 1200H to register 20H Reset the address counter
  - (b) Write 52AAH to register 20H Writes AAH to address 5555H
  - (c) Write 6255H to register 20H
  - (d) Write 5280H to register 20H
  - (e) Write 52AAH to register 20H Writes AA
  - (f) Write 6255H to register 20H Writ
- Writes 80H to address 5555H Writes AAH to address 5555H Writes 55H to address 2AAAH

Writes 55H to address 2AAAH

#### After step 4f, select one of the following steps - I, II or III - and proceed further:

- I. Erase all sectors Chip Erase
  - (g) Write 5210H to register 20H Writes 10H to address 5555H
  - (h) Read from register 20H

Check that data-bit 7 is '1'. Read data until data-bit 7 is '1'. After this step, go to step 5a.

Select sector 1, the data is 30H

II. Erase sectors 0-3 - For down loading code

Each sector has to be erased one by one. Send one erase command, poll the data to check that erasing is complete, and then erase the next sector. Pick one step from g - j, then do step k.

- (g) Write 8230H to register 20H Select sector 0, the data is 30H
- (h) Write 9230H to register 20H
- (i) Write A230H to register 20H Select sector 2, the data is 30H
- (j) Write B230H to register 20H Select sector 3, the data is 30H
- (k) Read from register 20H

Check that data-bit 7 is '1'. Read data until data- bit 7 is '1'. Do not change register 20H in the mean time because it has to poll the data in the same sector. If all the sectors (0-3) are erased proceed to step 5a else go back to step 4a

II. Erase sectors 4-7 - For down loading data

Each sector has to be erased one by one. Send one erase command, poll the data to check that erasing is complete, and then erase the next sector. Pick one step from g - j, then do step k.

- Write C230H to register 20HSelect sector 4, the data is 30H
- (h) Write D230H to register 20H Select sector 5, the data is 30H
  - Write E230H to register 20HSelect sector 6, the data is 30H
  - Write F230H to register 20HSelect sector 7, the data is 30H
- (k) Read from register 20H

(g)

(i)

(j)

Check that data-bit 7 is '1'. Read data until data- bit 7 is '1'. Do not change register 20H in the mean time because it has to poll the data in the same sector. If all the sectors (4-7) are erased proceed to step 5a else go back to step 4a

5.	Dow	vnload Code / Data							
	(a)	Reset Flash Address Counter							
		Write 1200H to register 20H	Reset the address counter						
	(b)	Select Code Area or Data Area							
		Write 0A00H to register 20H	To select code area						
		Write 0200H to register 20H	To select data area						
		Choose either the <u>code area</u> or the <u>data area</u> .							
		Both areas are not simultaneously available.							
	(c)	Send program command							
		Write 52AAH to register 20H	Writes AAH to address 5555H						
		Write 6255H to register 20H	Writes 55H to address 2AAAH						
		Write 52A0H to register 20H	Writes A0H to address 5555H						
	(d)	Write single byte to current address							
		Write 42XXH to register 20H	Where XX is the data						
	(e)	Poll the data from the current addr	ress						
		Read from register 20H	Bits D0-D7 represent the data. Check that data- bit 7 is the same as the written bit. If they are not the same, then read and check again. Continue to poll the data until data-bit 7 is the same as that						
		of the written bit.							
	(f)	Increment Address Counter							
		Write 2200H to register 20H	Increments the address counter						
	(g)	Continue step c.	Alternatively, if the download is completed, do a chip reset again (step 2).						
6.	Rea	d back the data to check whether it i	s written correctly.						
	(a)	Reset Flash Address Counter							
		Write 1200H to register 20H	Resets the address counter						
	(b)	Select Code Area or Data Area							
		Write 0A00H to register 20H	To select code area						
		Write 0200H to register 20H	To select data area						
		Choose either the <u>code area</u> or the <u>data area</u> . Both areas are not simultaneously available.							
	(c)	Send Read / Reset Command							
		Write 52AAH to register 20H	Writes AAH to address 5555H						
		Write 6255H to register 20H	Writes 55H to address 2AAAH						
		Write 52F0H to register 20H	Writes F0H to address 5555H						
	(d)	Read single byte from current address							
		Read from register 20H	Bits D0-D7 represent the data						
	(e)	Compare the data with the written data							
	(f)	Increment the Address Counter							
		Write 2200H to register 20H	Increments the address counter						
	(g)	Continue step d.	Alternatively, if the comparison (read) is completed, then do a chip reset again (step 2).						

- 7. Put the User FPGA in normal mode and set flash access bits to 'No Access for VXIbus' status.
  - (a) Write 0000H to register 20H

#### Notes:

- 1. When reading from flash memory, steps d &f can be contiguous if the comparison is not required (i.e. to reach a particular address).
- 2. If only reading from flash is required, follow steps 1, 6a, 6b & 6c, then follow steps 6d to 6g to read the required code/data. Finish with steps 2 and 7.
- 3. Any digit represented by an XX indicates data to be written.

# **USER FPGA DESIGN**

The User FPGA is the heart of the system and provides the hardware interface to all the peripherals and memory. This also has buffered VMIP signals so that the device dependent registers can access it. On power-up, it reads the configuration from the flash code memory area and configures itself. The User FPGA can read the data area of flash memory if the user designs the code as such. The functioning of the board entirely depends on the User FPGA code that is designed by the user.

The User FPGA design is developed in VHDL/Verilog and converted to a **.EXO** hex file. This file is then downloaded to flash memory through the VXI backplane. A software utility is provided to download the **.EXO** hex file to flash memory. Since only a small area of flash memory is used for the User FPGA design, the rest of flash memory may be used to store user defined data.

#### **USER FPGA DESIGN GUIDELINES**

Use the following guidelines to get started with your User FPGA design:

- 1. Familiarize yourself with the User FPGA signals see Table 3-4.
- 2. Familiarize yourself with the Interface FPGA, VMIP Interface, memory, Sipex latches and open collector buffers see figures in this section.
- 3. Convert your application requirement to Verilog/VHDL/schematics in the Xilinx foundation series or Alliance series.
- 4. The User FPGA design may make use of the memory, Sipex drivers, receivers or the open collector buffers:
  - Note: It is necessary to generate a data transfer acknowledge whenever a VXI backplane access is made. If the module is accessed to any device dependent registers (22H 3EH), and the User FPGA does not acknowledge this, the front panel will indicate a system fail has occurred (red LED).
- 5. Down load the design to flash memory using the software utility provided.
- 6. Now the module is ready to function per the User Design loaded in flash memory.
- 7. Use registers 22H 3EH (per the design) to transfer information (memory, I/O, etc.) between the VXI backplane and the module.




FIGURE 3-3 USER FPGA

#### USER FPGA SIGNAL DESCRIPTION

The following table describes the User FPGA signals. Most of these signals are available for design use. The active low signal is marked with a 'N' or a '\*' (asterisk) symbol. The Signal Direction column indicates whether the signal is an input or an output:

I = Input to User FPGA O = Output from User FPGA

Pin numbers are listed respective to their signal names.

#### Signal Signal Name Pin No. Description **Comments** Direction On the rising edge of this signal, the User FPGA reads flash memory and configures itself. This pin is not available to the Reset signal for PFRESET\* 122 Ι the User FPGA **user.** The user design that needs a system reset can use the signal PFGACLR\* (see below). 25 MHz VMIP Any VMIP interface logic would use this RCLK 63 Ι clock clock for timing. 10 MHz VXI This is the VXI backplane clock for 10CLK 107 Ι clock general use. For high-speed applications, this clock can be used for control to access 40 MHz clock for peripherals. However, the 25 MHz clock CLOCK 57 Ι general use should still be used for the VMIP interface. This signal can be used to clear all the internal registers and user defined User FPGA Clear variables in the User FPGA. This signal PFPGACLR\* 25 Signal from the Ι is active low when the system reset is Interface FPGA low, or when the clear control bit is set in the control register. User FPGA read The User FPGA generates this signal during configuration. This pin is not FREAD\* 120 0 signal to the Interface FPGA available to the user. User FPGA The User FPGA generates this signal Ready signal to once it reads the code and configures FREADY 68 Ο the Interface itself. This pin is not available to the FPGA user. 218, 104, 198, VMIP Address Buffered VMIP address lines for register BA5-BA0 & 111, 115, 170, Ι **BA29** address decoding. lines 11 VMIP signal for Buffered. Must be high for address BCSPACE\* 4 Ι address decoding decoding.

## TABLE 3-4 USER FPGA SIGNALS

### User FPGA Signals – (Cont.)

Signal Name	Pin No.	Signal Direction	Description	Comments
BR/W*	208	Ι	VMIP read/write signal	Buffered. High for read, low for write.
BAS*	9	Ι	VMIP address strobe	Buffered. Should be low for address decoding.
BDS*	67	Ι	VMIP data strobe	Buffered.
BBSEL*	65	Ι	VMIP board select	Buffered VMIP board select signal. Should be low for address decoding.
BSIZ0, BSIZ1	176, 224	Ι	VMIP bus width	Buffered VMIP bus width signal for byte or word access.
FLD15-FLD0	36, 138, 132, 127, 50, 47, 46, 49, 123, 129, 141, 148, 152, 159, 173, 177	I/O	VMIP data bus	Buffered.
PACK1*	230	Ο	Bus acknowledge	Bus acknowledge signal to VMIP from the User FPGA. The User FPGA should generate this signal upon completion of the data transfer between the VMIP and the User FPGA. This signal should go low within 20 RCLK clocks otherwise the Interface FPGA will generate a time-out and the current bus access is terminated. The time-out signal lights the System Fail LED and will remain lit until the next system reset. However, further bus access is allowed.
PIRQ*	13	О	Interrupt	This active low signal generates the interrupt IRQ5 to the VMIP motherboard. When the motherboard completes the interrupt acknowledge cycle with the VXI Controller end-software, the Interface FPGA generates the PIACK* pulse signal to the User FPGA.
PIACK*	56	Ι	Interrupt acknowledge	This signal is used as described above in the PIRQ* signal description.
TRIGIN	207	Ι	VXI Trigger Input line	Before using this signal, one of the backplane trigger lines (7-0) needs to be selected by word serial command. See section 4.
TRIGOUT	17	0	VXI Trigger Output line	This signal is used to generate a signal on one of the VXI bus TTLTRG lines. See Section 4, the output commands, which deal with this signal. Polarity of this signal is determined by a word serial command.

### User FPGA Signals – (Cont.)

Signal Name	Pin No.	Signal Direction	Description	Comments
FA18-FA0	216, 3, 2, 239, 238, 233, 232, 221, 220, 214, 213, 210, 209, 203, 202, 188, 187, 184, 183	0	Address lines	Address lines for flash memory and SRAM. Used by both the User FPGA and the Interface FPGA. When this signal is used by the Interface FPGA, it puts the User FPGA in reset mode.
PFLCS*	163	Ο	Flash Chip select	Flash Chip select generated by the User FPGA.
PFLRD*	160	0	Flash read select	Flash read select generated by the User FPGA.
FID15-FID0	15, 16, 167, 18, 164, 21, 156, 165, 154, 27, 52, 34, 147, 144, 142, 39	I/O	Data bus	Data bus to access the SRAM and other peripherals solely used by the User FPGA.
FIFOCS1*, FIFOCS2*	87, 189	0	SRAM chip select signals	FIFOCS1* is for the first half of the 2MB of SRAM; FIFOCS2* is for the second half. These signals are generated by the User FPGA.
FIFOOE*	186	0	SRAM read signal	This signal is generated by the User FPGA.
FIFOWE*	236	0	SRAM write signal	This signal is generated by the User FPGA.
OCD15-OCD0	95, 84, 200, 237, 12, 102, 169, 23, 55, 24, 155, 162, 31, 149, 146, 33	I/O	Open collector buffer data lines	These signals are generated or received by the User FPGA, depending on the open collector control line.
CAB1, CAB2, CBA1, CBA2, SAB1, SAB2, SBA1, SBA2, GAB1, GAB2, GBA1*, GBA2*	53, 114, 168, 117, 171, 174, 54, 172, 73, 112, 206, 113	0	Open collector buffer control lines	CAB1, CBA1, SAB1, SBA1, GAB1 and GBA1* are used for the lower data byte (D7-D0). CAB2, CBA2, SAB2, SBA2, GAB2 and GBA2* are used for the upper data byte (D15-D8). These signals are generated by the User FPGA.
TXD1, TXD2, RTS1, RTS2, DTR1, DTR2, TXC1, TXC2, ST1, ST2, RL1, RL2	81, 43, 76, 131, 77, 136, 125, 38, 191, 231, 93, 26	0	SIPEX driver signals	12 drivers. These signals are generated by the User FPGA.
TTEN1*, TTEN2*, STEN1*, STEN2*	194, 225, 228, 205	0	Enable signals	Enable signals for the TXC1, TXC2, ST1 and ST2 drivers respective. If an enable bit is high, the respective driver goes into tri-state. If the enable bit is low, the respective driver is in output mode.

### User FPGA Signals – (Cont.)

Signal Name	Pin No.	Signal Direction	Description	Comments
RXD1, RXD2, CTS1, CTS2, DSR1, DSR2, RXC1, RXC2	72, 109, 126, 137, 69, 41, 110, 134	Ι	SIPEX receiver signals	8 receivers. These signals are to be received by the User FPGA.
ISENSE8- ISENSE1	199, 71, 7, 197, 190, 193, 92, 99	Unused	Spare	Unused in current design Reserved for future expansion
OE8-OE1	139, 133, 103, 108, 97, 44, 86, 88	Unused	Spare	Unused in current design Reserved for future expansion
PD8-PD1	48, 28, 157, 32, 35, 51, 128, 42	Unused	Spare	Unused in current design Reserved for future expansion
PDRPD*	235	Unused	Spare	Unused in current design Reserved for future expansion
DA3-DA1	223, 215, 100	Unused	Spare	Unused in current design Reserved for future expansion
LD2-LD1	175, 105	Unused	Spare	Unused in current design Reserved for future expansion
DRD	185	Unused	Spare	Unused in current design Reserved for future expansion
DCS3-DCS1	217, 229, 116	Unused	Spare	Unused in current design Reserved for future expansion
DPSP3-DPSP1	192, 153, 20	Unused	Spare FPGA interconnect	These signals are spares connection between the User FPGA and the Interface FPGA. Presently unused.
PSP1, PSP2, PSP3, PSP4	66, 10, 5, 226	Unused	Spare User FPGA connection	Spare I/O pins from the User FPGA brought out to jumper block JP3.
PFINIT*	89	Ι	FPGA specific	Non-user definable pin. Pulled high on PCB. Do not use.
PTCLK	118	Ι	Global clock input	This signal has been brought out to jumper block JP3. It may be used to route a user specified clock source into the User FPGA.
PR8-PR1	85, 130, 70, 95, 79, 82, 78, 74	Unused	Unused	Presently unused.
LL1, LL2	94, 145	Unused	Unused	Presently unused.
SCS1*, SCS2*	234, 8	0	Sipex Driver Latch Signals	Rising edge latches.

Note: Any signals not used inside the User FPGA by the user's end-design may be left unconnected in the FPGA design. The signals on the PCB are pulled to proper voltage levels to allow normal operation of the VM6069.

### VXI REGISTER ADDRESS DECODING

There are 15 VXI device dependent registers (from 22H to 3EH) available for the User FPGA. Whenever a VXI bus cycle takes place, the VMIP converts it into a VMIP cycle for the VM6069. These registers can be decoded and used in the User FPGA as desired. For example:

REG22CS* = !(BA29 &!BA5 &!BA4 &!BA3	This would decode register 22H
&!BA2 &BA1 &!BAS &!BDS &!BBSEL	for word access
&!BSIZ0 &BSIZ1 &BCSPACE)	-

BA29 is always high for a backplane access. BAS is always low for a backplane access. BA5 is always low for a backplane access. BBSEL is always low for a backplane access. BCSPACE is always high for a backplane access. Register decoding should always include these signals. BA4 to BA1 are used for the individual register decoding. The BA0, BSIZ0, BSIZ1 and BDS\* are used as needed. The word and byte access can be decoded as follows:

BSIZ1	BSIZ0	Туре
Low	Low	No Access
Low	High	Byte Access
High	Low	Word Access
High	High	Not Used

For byte access, the address line BA0 may be used to decode the low address byte (BA0=0; FID15-FID8), and high address byte (BA0=1; FID7-FID0).




FIGURE 3-4 USER FPGA AND VMIP INTERFACE SIGNALS


### VMIP DATA BUS INTERFACE

The data bus (FLD15-FLD0) is used to transfer the data between the VMIP and the User FPGA, and between the User FPGA and flash memory. The same data bus is used to access the flash memory from the VXI bus via the Interface FPGA. When the Interface FPGA is accessing the flash memory, it puts the User FPGA in reset mode.

### VXI BUS ACKNOWLEDGE

The signal PACK1\* is used as a VXI DTACK signal to acknowledge the data transfer between the User FPGA and the VXI bus. This signal is to be generated by the User FPGA. Byte and word access acknowledge is done by making PACK1\* low after completion of the data access. The User FPGA should generate this signal upon completion of the data transfer between the VMIP and the User FPGA. This signal should go low within 60 RCLK clocks. If no PACK1\* signal is generated in time, a bus error will occur and the system will lock up.

### VMIP BUS TIMING



The following figures show the bus access timing between the VMIP and the User FPGA.

FIGURE 3-5 READ CYCLE TIMING DIAGRAM




FIGURE 3-6 WRITE CYCLE TIMING DIAGRAM

### USING THE INTERRUPT SIGNAL

The User FPGA can use the VXI interrupt IRQ5 if required. When the PIRQ\* signal goes low, it generates the interrupt IRQ5 to the VMIP motherboard. Then the Interface FPGA waits for the interrupt acknowledge cycle. When it completes the interrupt acknowledge cycle (from the Controller end-software), the Interface FPGA generates the active low PIACK\* pulse signal for three clock periods to indicate that the interrupt cycle is over. The PIRQ\* signal is edge sensitive. A falling edge causes the generation of the interrupt. Other falling edges are ignored until PIACK\* is generated. To generate the next interrupt, the PIRQ\* signal should generate a low going edge again.

On getting an interrupt, the base unit (VM9000) generates a VXI backplane interrupt.

### **ACCESSING PERIPHERALS**

### SRAM

Two MB of static RAM is provided on the board for use by the User FPGA. They are arranged as two banks of memory, each bank having one MB RAM. The chip select signals (FIFOCS1\* and FIFOCS2\*), read signal (FIFOOE\*), write signal (FIFOWE\*), address lines (FA0-FA18) and data lines (FID0-FID15) are available in the User FPGA. The following table describes these signals.

FIFO1*	FIFO2*	FIFOOE*	FIFOWE* Description	
Low	High	Low	High	Read from bank1. FAx points to the address of the memory and FID has the data from the first bank of memory
Low	High	High	Low	Write to bank1. FAx points to the address of the memory and FID has the data to the first bank of memory data
High	Low	Low	High	Read from bank2. FAx points to the address of the memory and FID has the data from the second bank of memory
High	Low	High	Low	Write to bank2. FAx points to the address of the memory and FID has the data to the second bank of memory data

### TABLE 3-5 SRAM SIGNALS

How this memory is used depends on the user design of the User FPGA. For more details on the SRAM regarding timing, etc., refer to data on Samsung's part number KM684000ALG-70.




FIGURE 3-7 USER FPGA AND RAM INTERFACE SIGNALS


### FLASH MEMORY

The flash memory is 512K x 8. The first half (256K) is allocated for the User FPGA code (Code Area), and the second half is for data (Data Area). User defined data may be stored in Data Area. Upon receiving a reset, the User FPGA reads the Code Area and configures itself. After configuration, the address lines (FA0-FA18), data lines (FLD0-FLD16, flash chip select (PFLCS\*) and the read signal (PFLRD\*) are available in the User FPGA. The following table describes these signals.

PFLCS*	PFLRD*	Description
High	High	No flash access
Low	Low	FA points to the address of the flash memory and FID has the data from flash memory

# TABLE 3-6 FLASH MEMORY SIGNALS

For more details on flash memory regarding timing, etc., refer to data for AMD's part number AM29F040-90JC.



### FIGURE 3-8 USER FPGA AND FLASH MEMORY INTERFACE SIGNALS

### **OPEN COLLECTOR BUFFERS**

There are two Open Collector Buffers, each having eight I/O lines. Each buffer may be configured as an input or output separately. The control lines CAB1, CBA1, SAB1, SBA1, GAB1 and GBA1\* are for the lower data byte buffer. CAB2, CBA2, SAB2, SBA2, GAB2 and GBA2\* are for the upper data byte buffer. The A-bus side is connected to the outside world (the user connector). The B-bus side is connected to the User FPGA. The following table describes these signals.

		Con	trols			Data	Data I/O		
GAB	<b>GBA*</b>	CAB	CBA	SAB	SBA	A1-A8 (world)	B1-B8 (FPGA)	Description	
L	L	L	L	Н	L	Output	Input	FPGA drive the world. Real time B data to A-bus	
Н	Н	L	L	L	Н	Input	Output	FPGA reads the world. Real time A data to B-bus	

### TABLE 3-7 OPEN COLLECTOR BUFFER SIGNALS




FIGURE 3-9 USER FPGA AND OPEN COLLECTOR BUFFER INTERFACE

The first command sets the buffer in output mode and the second command sets the buffer in input mode. The buffer has a pull-up on the output side (A-bus side). There are other modes available in the open collector buffer such as Data Store, etc. For further details, refer to data for a 74ALS653.

### SIPEX TRANSMITTERS

There are two SIPEX ICs on the board with six drivers from each IC brought out to the connector. Though the signals are named TXD1, TXD2, RTS1, RTS2, DTR1, DTR2, TXC1, TXC2, ST1, ST2, RL1 and RL2, there is no particular function assigned to them, they can just be called driver1, driver 2, etc. These drivers can be configured in different modes such as RS232, RS422 and RS485. Two 8-bit latches on the board latch the configuration mode data to the SIPEX ICs. The chip select signals, SCS1\* and SCS2\*, are used to latch the configuration data to latch1 and latch2 respectively. These chip select signals are rising edge sensitive. The inputs to these latches come from FID0 to FID15, the data bus shared with SRAM. The mode selection is shown in the following table.

Drivers 1- 6 @ S	CS1* rising edge	Drivers 7 – 12 @ \$	SCS2* rising edge
Bit 3-0	Mode	Bit 3-0	Mode
0000	Tri-state	0000	Tri-state
0010	RS232	0010	RS232
0100	RS422	0100	RS422
0101	RS485	0101	RS485
1100	RS449	1100	RS449

### TABLE 3-8 SIPEX TRANSMITTER SIGNALS

To set a particular mode, write the configuration bits to the respective latch. See figures 3-6 and 3-7 for simplified schematics of the SIPEX ICs.

### SIPEX RECEIVERS

There are two SIPEX ICs on the board with four receivers from each IC brought out to the connector. Though the signals are named RXD1, RXD2, CTS1, CTS2, DSR1, DSR2, RXC1 and RXC2, there is no particular function assigned to them, they can just be called receiver1, receiver2, etc. These receivers can be configured in different modes such as RS232, RS422 and RS485. Two 8-bit latches on the board latch the configuration mode data to the SIPEX ICs. The chip select signals, SCS1\* and SCS2\*, are used to latch the configuration data to latch1 and latch2 respectively. These chip select signals are rising edge sensitive. The inputs to these latches come from FID0 to FID15, the data bus shared with SRAM. The mode selection is shown in the following table.

Receivers 1-4 @	SCS1* rising edge	Receivers 5 – 8 @ SCS2* rising edge		
Bit 7-4	Mode	Bit 7-4	Mode	
0000	Tri-state	0000	Tri-state	
0010	RS232	0010	RS232	
0100	RS422	0100	RS422	
0101	RS485	0101	RS485	
1100	RS449	1100	RS449	

### TABLE 3-9 SIPEX Receiver Signals

To set a particular mode, write the configuration bits to the respective latch. See figures 3-6 and 3-7 for simplified schematics of the SIPEX ICs.




FIGURE 3-10 SIPEX1 TRANSMITTER AND RECEIVER SIGNALS





FIGURE 3-11 SIPEX2 TRANSMITTER AND RECEIVER SIGNALS

### SIPEX TRANSMITTER AND RECEIVER TERMINATION

The transmitters and receivers are terminated as shown below. Also, note how the signals are qualified for single ended (RS232) and differential ended (RS422/RS485).



### FIGURE 3-12 SIPEX TRANSMITTER AND RECEIVER TERMINATION

### VXI BUS TTL TRIGGER INPUT

A simplified schematic of the TTL trigger input is shown in Figure 3-13. Note that there is no inversion between the VXIBus signals and the signal presented to the user FPGA. The signal to the user FPGA is called TRIGIN.

Any one of the 8 VXIBus TTL trigger lines can be used as an input to the user FPGA. Which line is used is controlled by the word serial command:

TRIGger:SOURce <trigline>

See Section 4 for a more complete description of the command.

The selected TTL trigger line is enabled/disabled with the word serial command: TRIGger:STATe <boolean>

See Section 4 for a more complete description of the command.




FIGURE 3-13 VXIBUS TLL TRIGGER INPUT

### VXI BUS TTL TRIGGER OUTPUT

A simplified schematic of the TTL trigger input is shown in Figure 3-14. The default output polarity is NEG. When NEG polarity is selected, one input to the exclusive or gate is "1" and in effect the exclusive or gate inverts the TRIGOUT signal. If output state is a "1", the inverted TRIGOUT signal is passed through to the enable of the 1 of 8 decoder. The decoder will drive one of its outputs high which will turn one tristate driver on.

When one of the tristate drivers turns on it will drive its line low. The VXIBus TTL lines are meant to be driven by open collector drivers. The tristate drivers driving low or tristating perform a function equivalent to an open collector.

Any one of the 8 TTL trigger lines can be driven low by the user FPGA. Which line is driven low is controlled by the word serial command:

OUTPut:TTLTrg <trigline>

See Section 4 for a more complete description of this command.

The selected TTL trigger line is enabled/disabled with the word serial command. OUTPut:STATe <boolean>

See Section 4 for a more complete description of this command.

The active polarity of the TRIGOUT signal is controlled by the serial command. OUTPut:POLarity <polarity>

See Section 4 for a more complete description of this command.




FIGURE 3-14 VXIBUS TLL TRIGGER OUTPUT

# **SECTION 4**

# **COMMAND DICTIONARY**

### INTRODUCTION

The VM6069 is mainly a register driven interface; however, there are a few Word Serial commands to do some configuration. This section presents the instrument command set. It includes an alphabetical list of all the commands supported by the VM6069 divided into three sections: IEEE 488.2 commands, the instrument specific SCPI commands and the required SCPI commands. With each command is a brief description of its function, whether the command's value is affected by the \*RST command, and its default value.

Each command is described, one per page, in detail. The description is presented in a regular and orthogonal way assisting the user in the use of each command. Every command entry describes the exact command and query syntax, the use and range of parameters and a complete description of the command's purpose.

#### PROGRAMMING

The VM6069 is a VXIbus message-based device whose command set is compliant with the Standard Command for Programmable Instruments (SCPI) programming language.

All module commands are sent over the VXIbus backplane to the module. Commands may be in upper, lower or mixed case. All numbers are sent in ASCII decimal unless otherwise noted.

The module recognizes SCPI commands. SCPI is a tree-structured language based on IEEE-STD-488.2 Specifications. It utilizes the IEEE-STD-488.2 Standard command, and the device dependent commands are structured to allow multiple branches off the same trunk to be used without repeating the trunk. To use this facility, terminate each branch with a semicolon.

See the Standard Command for Programmable Instruments (SCPI) Manual, Volume 1: Syntax & Style, Section 6, for more information.

The SCPI commands in this section are listed in upper and lower case. Character case is used to indicate different forms of the same command. Keywords can have both a short form and a long form (some commands only have one form). The short form uses just the keyword characters in uppercase. The long form uses the keyword characters in uppercase plus the keyword characters in lowercase. Either form is acceptable. Note that there are no intermediate forms. All characters of the short form or all characters of the long form must be used. Short forms and long forms may be freely intermixed. The actual commands sent can be in upper case, lower case or mixed case (case is only used to distinguish short and long form for the user). As an example, these commands are all correct and all have the same effect:

PROGram:MODule <ID>, <code>
PROGRAM:MODULE <ID>, <code>
program:module <ID>, <code>
PROG:MODule <ID>, <code>
PROG:MOD <ID>, <code>
prog:mod <ID>, <code>

The following command is <u>not</u> correct because it doesn't use the complete short form of **PROGram**:

```
pro:mod <ID>, <code>
```

(incorrect syntax - missing "g" - only <u>prog</u> or <u>program</u> is correct)

All of the SCPI commands also have a query form unless otherwise noted. Query forms contain a question mark (?). The query form allows the system to ask what the current setting of a parameter is. The query form of the command generally replaces the parameter with a question mark (?). Query responses do not include the command header. This means only the parameter is returned: no part of the command or "question" is returned.

#### NOTATION

Keywords or parameters enclosed in square brackets ([]) are optional. If the optional part is a keyword, the keyword can be included or left out. Omitting an optional parameter will cause its default to be used.

Parameters are enclosed by angle brackets ( $\sim$ ). Braces ({}), or curly brackets, are used to enclose one or more parameters that may be included zero or more times. A vertical bar (|), read as "or", is used to separate parameter alternatives.

### ALPHABETICAL COMMAND LISTING

The following tables provide an alphabetical listing of each command supported by the VM6069 along with a brief description. If an X is found in the column titled \*RST, then the value or setting controlled by this command is possibly changed by the execution of the \*RST command. If no X is found, then \*RST has no effect. The default column gives the value of each command's setting when the unit is powered up or when a \*RST command is executed.

Command	Description	*RST	Reset Value
*CLS	Clear the Status Register.	Х	
*ESE	Set the Event Status Enable Register.		N/A
*ESR?	Query the Standard Event Status Register		N/A
*IDN?	Query the module identification string.		N/A
*OPC	Set the OPC bit in the Event Status Register	Х	0
*RST	Reset the module to a known state		N/A
*SRE	Set the service request enable register		N/A
*STB?	Query the Status Byte Register.		N/A
*TRG	Causes a trigger event to occur.		N/A
*TST?	Starts and reports a self-test procedure.		N/A
*WAI	Halts execution and queries		N/A

# TABLE 4-1 IEEE 488.2 Common Commands

Command	Description	*RST	Reset Value
CALibration:SECure:CODE	Sets the code required to disable calibration security		N/A
CALibration:SECure[:STATe]	Enable or disable calibration security	*	1
OUTPut[:STATe]	Enables or disables the generation of a TTLTrg signal from TRIGOUT	*	0
OUTPut:TTLTrg	Sets the output trigger line for the TRIGOUT signal	*	0
OUTPut[:TTLTrg]:POLarity	Sets the polarity for the TRIGOUT signal	*	NEG
PROGram:MODule	Sets user defined manufacturer ID and model code		N/A
TRIGger:SOURce:TTLTrg	Selects the input trigger line for TRIGIN	*	0
TRIGger[:STATe]	Enables or disables the selected input trigger line	*	0

# TABLE 4-2 INSTRUMENT SPECIFIC SCPI COMMANDS

Command	Description	*RST	Reset Value
STATus:OPERation:CONDition?	Query the Operation Status Condition Register.	Х	
STATus:OPERation:ENABle	Sets the Operation Status Enable Register.	Х	
STATus:OPERation[:EVENt]?	Query the Operation Status Event Register.	Х	
STATus:PRESet	Presets the Status Register.	Х	
STATus:QUEStionable: CONDition?	Query the Questionable Status Condition Register	Х	
STATus:QUEStionable:ENABle	Sets the Questionable Status Enable Register.	Х	
STATus:QUEStionable[:EVENt]?	Query the Questionable Status Event Register	Х	
SYSTem:ERRor?	Query the Error Queue	Х	Clears queue
SYSTem:VERsion?	Query which version of the SCPI standard the module complies with.		N/A

# TABLE 4-3 REQUIRED SCPI COMMANDS

### **COMMAND DICTIONARY**

The remainder of this section is devoted to the actual command dictionary. Each command is fully described on its own page. In defining how each command is used, the following items are described:

_Purpose	Describes the purpose of the command.	
Туре	Describes the type of command such as an event or setting.	
_Command Syntax	Details the exact command format.	
_Command Parameters	Describes the parameters sent with the command and their legal range.	
Reset Value	Describes the values assumed when the *RST command is sent.	
_Query Syntax	Details the exact query form of the command.	
Query Parameters	Describes the parameters sent with the command and their legal range. The default parameter values are assumed the same as in the command form unless described otherwise.	
Query Response	Describes the format of the query response and the valid range of output.	
Description	Describes in detail what the command does and refers to additional sources.	
_Examples	Present the proper use of each command and its query (when available).	
Related Commands	Lists commands that affect the use of this command or commands that are affected by this command.	

# **IEEE 488.2 COMMON COMMANDS**

### \*CLS

Purpose	Clears all status and event registers	
Туре	IEEE 488.2 Common Command	
Command Syntax	*CLS	
Command Parameters	N/A	
*RST Value	N/A	
Query Syntax	N/A	
Query Parameters	N/A	
Query Response	N/A	
Description	This command clears the Status Event Register, Operation Status Register and the Questionable Data/Signal Register. It also clears the OPC flag and clears all queues (except the output queue).	
Examples	Command / Query	Response (Description)
	*CLS	(Clears all status and event registers)
Related Commands	N/A	

Purpose	Sets the bits of the Event Status Enable Register	
Туре	IEEE 488.2 Common Command	
Command Syntax	*ESE <mask></mask>	
Command Parameters	<mask> = numeric ASCII v</mask>	value
*RST Value	N/A – required parameter	
Query Syntax	*ESE?	
Query Parameters	N/A	
Query Response	Numeric ASCII value from	0 to 255
Description	The Event Status Enable (ESE) command is used to set the bits of the Event Status Enable Register. See ANSI/IEEE 488.2-1987 section 11.5.1 for a complete description of the ESE register. A value of 1 in a bit position of the ESE register enables generation of the Event Status Bit (ESB) in the Status Byte by the corresponding bit in the Event Status Register (ESR). If the ESB is set in the Service Request Enable (SRE) register, then an interrupt will be generated. See the *ESR? command for details regarding the individual bits. The ESE register layout is: Bit 0 - Operation Complete Bit 1 - Request Control Bit 2 - Query Error Bit 3 - Device Dependent Error Bit 4 - Execution Error Bit 5 - Command Error Bit 6 - User Request Bit 7 - Power On The Event Status Enable query reports the current contents of the Event Status Enable Register.	
Examples	Command / Query	Response (Description)
_	*ESE 36	
	*ESE?	36 (Returns the value of the event status enable register)
Related Commands	*ESR?	

# \*ESE

LOK.			
Purpose	Queries and clears the Standard Event Status Register		
Туре	IEEE 488.2 Common Command		
Command Syntax	N/A		
Command Parameters	N/A		
*RST Value	N/A		
Query Syntax	*ESR?		
Query Parameters	N/A		
Query Response	Numeric ASCII value from 0 to 255		
Description	Numeric ASCII value from 0 to 255         The Event Status Register (ESR) query - queries and clears the contents of the Standard Event Status Register. This register is used in conjunction with the ESE register to generate the Event Status Bit (ESB) in the Status Byte. The layout of the ESR is:         Bit 0 - Operation Complete         Bit 1 - Request Control         Bit 2 - Query Error         Bit 3 - Device Dependent Error         Bit 5 - Command Error         Bit 6 - User Request         Bit 7 - Power On         The Operation Complete bit is set when it receives an *OPC command.         The Query Error bit is set when data is over-written in the output queue. This could occur if one query is followed by another without reading the data from the first query.         The Execution Error bit is set when an execution error is detected. Errors that range from -200 to -299 are execution errors.         The Command Error bit is set when a command error is detected. Errors that range from -100 to -199 are command errors.		
Examples	command) it will remain cleared.		
D-xampres	Command / Query *ESR?	Response (Description)       4	
Related Commands	*ESE		

### \*ESR?

Purpose	Queries the module for its identification string	
Туре	IEEE 488.2 Common Command	
Command Syntax	N/A	
Command Parameters	N/A	
*RST Value	N/A	
Query Syntax	*IDN?	
Query Parameters	N/A	
Query Response	ASCII character string	
Description	The Identification (IDN) query returns the identification string of the module. The response is divided into four fields separated by commas. The first field is the manufacturer's name, the second field is the model number, the third field is an optional serial number and the fourth field is the firmware revision number. If a serial number is not supplied, the third field is set to 0 (zero).	
Examples	Command / Query	Response (Description)
	*IDN	VXI Technology, Inc., VM2164,0,1.0
		(The revision listed here is for reference only; the response will always be the current revision of the instrument.)
Related Commands	N/A	

# \*IDN?

Purpose	Sets the OPC bit in the Event Status Register	
Туре	IEEE 488.2 Common Command	
Command Syntax	*OPC	
Command Parameters	N/A	
*RST Value	N/A	
Query Syntax	*OPC?	
Query Parameters	N/A	
Query Response	1	
Description	The Operation Complete (OPC) command sets the OPC bit in the Event Status Register when all pending operations have completed. The OPC query will return a 1 to the output queue when all pending operations have completed.	
Examples	Command / Query	Response (Description)
	*OPC	(Sets the OPC bit in the Event Status Register)
	*OPC?	1 (Returns the value of the Event Status Register)
Related Commands	*WAI	

# \*OPC

Purpose	Resets the module's hardware and software to a known state		
	Resets the module's hardware and software to a known state		
Туре	IEEE 488.2 Common Comma	IEEE 488.2 Common Command	
Command Syntax	*RST		
Command Parameters	N/A		
*RST Value	N/A		
Query Syntax	N/A		
Query Parameters	N/A	N/A	
Query Response	N/A		
Description	The Reset (RST) command resets the module's hardware and software to a known state. See the command index at the beginning of this chapter for the default parameter values used with this command.		
Examples	Command / Query	Response (Description)	
	*RST	(Resets the module)	
Related Commands	N/A		

# \*RST

Purpose	Sets the service request enable register	
Туре	IEEE 488.2 Common Command	
Command Syntax	*SRE <mask></mask>	
Command Parameters	<mask> = Numeric ASCII value from</mask>	n 0 to 255
*RST Value	None – required parameter	
Query Syntax	*SRE?	
Query Parameters	N/A	
Query Response	Numeric ASCII value from 0 to 255	
Description	<ul> <li>Numeric ASCII value from 0 to 255</li> <li>The Service Request Enable (SRE) mask is used to control which bits in the status byte generate back plane interrupts. If a bit is set in the mask that newly enables a bit set in the status byte and interrupts are enabled, the module will generate a REQUEST TRUE event via an interrupt. See the *STB? Command for the layout of bits.</li> <li><b>Note:</b> Bit 6 is always internally cleared to zero as required by IEEE 488.2 section 11.3.2.3.</li> <li>The layout of the Service Request Enable Register is:</li> <li>Bit 0 – Unused</li> <li>Bit 1 – Unused</li> <li>Bit 2 – Error Queue Has Data</li> <li>Bit 3 – Questionable Status Summary (Not Used)</li> <li>Bit 4 – Message Available</li> <li>Bit 5 – Event Status Summary</li> <li>Bit 6 – 0 (per IEEE 488.2 section 11.3.2.3)</li> <li>Bit 7 – Operation Status Summary</li> </ul>	
Examples	Command / Query	Response (Description)
	*SRE 4	(Sets the service request enable register)
	*SRE?	4 (Returns the value of the SRE register)
Related Commands	N/A	1

# \*SRE

# \*STB?

Purpose	Queries the Status Byte Register	
Туре	IEEE 488.2 Common Command	
Command Syntax	N/A	
Command Parameters	N/A	
*RST Value	N/A	
Query Syntax	*STB?	
Query Parameters	N/A	
Query Response	Numeric ASCII value from 0 to 255	
Description	The Read Status Byte (STB) query fetches the current contents of the Status Byte Register. See the IEEE 488.2 specification for additional information regarding the Status byte Register and its use. The layout of the Status Register is: Bit 0 – Unused Bit 1 – Unused Bit 2 – Error Queue Has Data Bit 4 – Questionable Status Summary (not used) Bit 5 – Message Available Bit 6 – Master Summary Status Bit 7 – Operation Status Summary	
Examples	Command / Query	Response (Description)
	*STB?	16 (Queries the Status Byte Register)
<b>Related Commands</b>	N/A	

Purpose	Causes a trigger event to occu		
i ui pose	Causes a trigger event to occur		
Туре	IEEE 488.2 Common Comm	IEEE 488.2 Common Command	
Command Syntax	*TRG		
Command Parameters	N/A		
*RST Value	N/A		
Query Syntax	N/A		
Query Parameters	N/A		
Query Response	N/A		
Description	The Trigger command causes a trigger event to occur.		
Examples	Command / Query	Response (Description)	
	*TRG	(Triggers an event)	
Related Commands	N/A		

### \*TRG

Purpose	Causes a self-test procedure to occur and queries the results		
Туре	IEEE 488.2 Common Command		
Command Syntax	N/A		
Command Parameters	N/A		
*RST Value	N/A		
Query Syntax	*TST?		
Query Parameters	N/A	N/A	
Query Response	Numeric ASCII value from 0 to 143		
Description	<ul> <li>Initiates the counter self-test operation. If the test fails, an error message is placed in the error queue and then the error LED blinks. The self test tests the following:</li> <li>Two 4 kb counter measurement buffers</li> <li>Logic registers</li> <li>Analog front end per-amp offset, pre-amp inverter and pre-amp gain digital to analog converters (DACs)</li> <li>A 2.5 MHz signal is routed through a test source and checked for accuracy</li> </ul>		
Examples	Command / Query	Response (Description)	
	*TST	0 (Begins the self-test procedure returns the result)	
Related Commands	N/A	1	

# \*TST?

Purpose	Halts execution of additional commands and queries until the No Operation Pending message is true		
Туре	IEEE 488.2 Common Comm	nand	
Command Syntax	*WAI		
Command Parameters	N/A		
*RST Value	N/A		
Query Syntax	N/A		
Query Parameters	N/A		
Query Response	N/A	N/A	
Description	The Wait to Continue command halts the execution of commands and queries until the No Operation Pending message is true. This command makes sure that all previous commands have been executed before proceeding. It provides a way of synchronizing the module with its commander.		
Examples	Command / Query	Response (Description)	
	*WAI	(Pauses the execution of additional commands until the No Operation Pending message is true.)	
Related Commands	*OPC		

### \*WAI

# **INSTRUMENT SPECIFIC SCPI COMMANDS**

#### CALibration:SECure:CODE

Purpose	Sets the code required to disable calibration security	
Туре	Setting	
Command Syntax	CALibration:CODE #	
Command Parameters	<ul><li># = the code string can be from 1 to</li><li>488.2 definite or indefinite length a</li></ul>	o 12 ASCII characters in length entered in IEEE- arbitrary block format
*RST Value	N/A	
Query Syntax	CALibration:CODE?	
Query Parameters	N/A	
Query Response	#	
Description	Calibration security must first be disabled before the code can be changed. Before shipping the instrument, the factory sets the code to VM6069.	
	Calibration commands should only be executed by qualified personnel. Changing these values incorrectly can cause the instrument to perform improperly	
Examples	Command / Query	Response (Description)
	CAL:SEC:CODE #16VM6069	(Sets the security code to the factory setting of VM6069)
Related Commands	CALibration:SECure[:STATe]	

Purpose	Enable or disable calibration security		
		courty	
_Туре	Event	Event	
Command Syntax	CALibration:SECure[:STATe	] <mode>, #</mode>	
Command Parameters	<mode> = boolean - 0   1   OF # = The code must be present</mode>	F   ON to disable the security or it will generate an error.	
*RST Value	1		
Query Syntax	CALibration:SECure[:STATe	]?	
Query Parameters	N/A		
Query Response	0   1		
Description	The module is powers up with the secure state enabled. While security is on, no stores to non-volatile memory are allowed. This command turns the state on or off. In order to disable the security state, the current security code must be supplied. To turn on security, code does not need to be supplied. If it is supplied the code is checked. The security code must be supplied in IEEE-488.2 definite or indefinite length arbitrary block format.           Calibration commands should only be executed by qualified personnel. Changing these values incorrectly can cause the instrument to perform improperly		
Examples	Command / Query	Response (Description)	
	CAL:SEC OFF	(Disables security mode)	
	CAL:SEC:STAT 1	(Turns calibration security back on again)	
	CAL:SEC:SEC?	1 (Indicates the calibration security is enables so that no new information can be stored in non- volatile memory)	
Related Commands	CALibration:SECure:CODE PROGram:MODule		

### CALibration:SECure[:STATe]

_Purpose	Enables or disables the generation of a TTLTrg signal from TRIGOUT		
_Туре	Setting		
Command Syntax	OUTPut[:STATe] <boolean></boolean>	>	
Command Parameters	<boolean $> = 0   1   OFF   ON$	1	
Reset Value	0		
_Query Syntax	OUTPut[:STATe]?		
Query Parameters	N/A		
Query Response	0   1	0   1	
Description	The Output State command enables or disables the output signal from TRIGOUT. The default state is disabled.		
Examples	Command / Query Response (Description)		
	OUTP 1	(Enables the output signal)	
	OUTP?	1 (Queries and returns that the output signal is enabled)	
Related Commands	OUTPut:TTLTrg OUTPut[:TTLTrg]:POLarity		

### OUTPut[:STATe]

_Purpose	Sets the output trigger line for the TRIGOUT signal		
_Туре	Setting	Setting	
Command Syntax	OUTPut:TTLTrg <trigline></trigline>		
Command Parameters	<trigline> = 0   1   2   3   4   5	5   6   7	
Reset Value	0		
Query Syntax	OUTPut:TTLTrg?		
Query Parameters	N/A		
Query Response	0   1   2   3   4   5   6   7		
Description	The Output TTL Trigger command sets the output trigger line used for the TRIGOUT output signal. The default setting is trigger line 0. Note that the Output State must be enabled for TRIGOUT to have any effect.		
Examples	Command / Query	Response (Description)	
	OUTP:TTLT 3	(Sets the trigger line to #3)	
	OUTP:TTLT?	3 (Verifies that the output trigger line is #3)	
Related Commands	OUTPut[:STATe] OUTPut[:TTLTrg]:POLarity		

## **OUTPut:TTLTrg**

Purpose	Sets the polarity for the TRIGOUT signal	
Туре	Setting	
Command Syntax	OUTPut[:TTLTrg]:POLarity <po< th=""><th>larity&gt;</th></po<>	larity>
Command Parameters	<pre><polarity> = NEG   POS</polarity></pre>	
Reset Value	NEG	
Query Syntax	OUTPut[:TTLTrg]:POLarity?	
Query Parameters	N/A	
Query Response	NEG   POS	
Description	The Output TTL Trig Polarity command sets the TRIGOUT signal to show as a falling or rising edge of a pulse. The default setting is on the falling edge (NEG).	
Examples	Command / Query	Response (Description)
	OUTP:POL POS	(Sets the operation complete output signal to happen on a POSitive edge)
	OUTP:POL?	(Verifies that the signal will be on the POSitive edge)
Related Commands	OUTPut[:STATe] OUTPut:TTLTrg	1

### OUTPut[:TTLTrg]:POLarity

Purpose	Sets user defined manufacturer ID and model code	
Туре	Setting	
Command Syntax	PROGram:MODule <id>, <code< th=""><th>e&gt;</th></code<></id>	e>
Command Parameters	<id> = user defined manufacture <code> = user defined model cod</code></id>	
Reset Value	N/A	
Query Syntax	PROGram:MODule?	
Query Parameters	N/A	
Query Response	<id>, <code></code></id>	
Description	The Program Module command set a user-defined manufacturer's I.D. and model code. The Calibration Secure State must be disabled before information can be changed with the Program Module command.	
Examples	Command / Query	Response (Description)
	PROG:MOD 3915,278	(Sets the manufacturer's ID and model code)
	PROG:MOD?	3915,278 (3915 is VXI Technology's manufacturing code. 278 is the model code VXI Technology has assigned to the VM6069)
Related Commands	CALibration:SECure[:STATe]	

#### PROGram:MODule

_Purpose	Selects the input trigger line for TRIGIN		
Туре	Setting		
Command Syntax	TRIGger:SOURce:TTLTrg <tr< th=""><th>igline&gt;</th></tr<>	igline>	
Command Parameters	<trigline> = 0   1   2   3   4   5   6	5 7	
Reset Value	0		
Query Syntax	TRIGger:SOURce:TTLTrg?		
Query Parameters	N/A		
Query Response	0   1   2   3   4   5   6   7		
Description	The Trigger Source TTLTrg command selects the trigger line used for the trigger-input signal (TRIGIN). The input trigger function must also be enabled. See TRIGger[:STATe].		
Examples	Command / Query	Command / Query Response (Description)	
	TRIG:SOUR:TTLT 4	(Sets the trigger input source to trigger line #4)	
	TRIG:SOUR?	(Verifies that the trigger signal source is set to trigger line #4)	
Related Commands	TRIGger[:STATe]		
	- 8[		

### TRIGger:SOURce:TTLTrg

D	Enchles on dischles the select	ad immet this sam line
Purpose	Enables or disables the selected input trigger line	
Туре	Setting	
Command Syntax	TRIGger[:STATe] <boolean></boolean>	>
Command Parameters	<boolean $> = 0   1   OFF   ON$	
Reset Value	0	
Query Syntax	TRIGger[:STATe]?	
Query Parameters	N/A	
Query Response	0   1	
Description	The Trigger State command enables or disables the selected input trigger line for the TRIGIN signal.	
Examples	Command / Query	Response (Description)
	TRIG 1	(Enables the selected input trigger line)
	TRIG?	(Verifies that the selected input trigger line is enabled)
Related Commands	TRIGger:SOURce:TTLTrg	

## TRIGger[:STATe]

## **REQUIRED SCPI COMMANDS**

#### The STATus:OPERation:CONDition query returns the current operational status of the Purpose counter Required SCPI query Туре **Command Syntax** N/A **Command Parameters** N/A **\*RST Value** 0 STATus: OPERation: CONDition? **Query Syntax Query Parameters** N/A Query Response This query returns the operational condition register value. Description The STATus:OPERation:CONDition query returns the current operational status of the counter. The bit definitions of the value are (bit () = the least significant bit): Definition Bit Function Calibrating Set when any CALibration operation is running. Cleared when the 0 CALibration operation is complete. Set when the instrument changes its function or range. 1 Setting Cleared when the all circuitry has settled. 2 Ranging Set when the instrument is auto-ranging. Cleared when the input range has been found. 3 Sweeping Not used. 4 Set when an INITiate command is executed. Cleared when Measuring the command is complete or aborted 5 Triggering Not used. Set when the instrument is waiting for an arm signal. 6 Arming Cleared when the arm is received. 7 Correcting Set when the instrument is performing an auto-zero operation. Cleared when the auto-zero operation is complete. Testing (User 1) 8 Set when the instrument is performing a self-test. Cleared when the self-test is complete. Testing (User 2) Set when the instrument is in the process of aborting an 9 operation. Cleared when the abort is complete. User 3 10 Not used User 4 Not used 11 User 5 Reserved 12 Instrument Not used 13 Summary 14 Program Running Not used 15 Reserved Always 0 Example **Command / Query Response** (Description) STAT: OPER: COND? 16 (Makes a measurement (0010 hex) **Related Commands** MEASure? READ? **INITiate** ABORt

#### **STATus:OPERation:CONDition?**

_Purpose	Sets the Operation Status Register's enable register	
_Туре	Required SCPI command	
Command Syntax	STATus:OPERation:ENABle <nrf></nrf>	
_Command Parameters	<nrf> = numeric ASCII value from 0 to</nrf>	o 32767
*RST Value	<nrf> must be specified</nrf>	
Query Syntax	STATus:OPERation:ENABle?	
Query Parameters	N/A	
Query Response	<nrf> = Numeric ASCII value from 0 to 32767</nrf>	
Description	This command enables bits in the Operation Status Register's enable register to report to the summary bit; sets Status Bytes register bit 7 to true. The query reports the bits enabled in the Operation Status Register's enable register, then clears the register contents and enters the value into the computer.	
Examples	Command / Query Response (Description)	
	STAT:OPER ENAB 33	(Enables bit 0 and bit 5)
	STAT:OPER:ENAB?	33 (Indicates that bit 0 and 5 are enabled)
Related Commands	STATus:OPERation:CONDition? STATus:OPERation[:EVENt]	

#### STATus:OPERation:ENABle

Purpose	Sets the negative transition filter	
Туре	Required SCPI command	
Command Syntax	STATus:OPERation:NTR	
Command Parameters	N/A	
*RST Value	N/A	
Query Syntax	STATus:OPERation:NTR?	
Query Parameters	N/A	
Query Response	N/A	
Description	Sets the negative transition filter. Setting a bit in the negative transition filter shall cause a 1 to 0 transition in the corresponding bit of the associated condition register to cause a 1 to be written in the associated bit of the corresponding event register. Note that 32767 is the maximum value returned as the most-significant bit of the register cannot be set true.	
Examples	Command / Query	Response (Description)
	STAT:PRES	
Related Commands	N/A	

### STATus:OPERation:NTR

_Purpose	Sets the positive transition filter	
_Туре	Required SCPI command	
Command Syntax	STATus:OPERation:PTR	
Command Parameters	N/A	
*RST Value	N/A	
_Query Syntax	STATus:OPERation:PTR?	
Query Parameters	N/A	
Query Response	N/A	
Description	Sets the positive transition filter. Setting a bit in the positive transition filter shall cause a 0 to1 transition in the corresponding bit of the associated condition register to cause a 1 to be written in the associated bit of the corresponding event register. Note that 32767 is the maximum value returned as the most-significant bit of the register cannot be set true.	
Examples	Command / Query	Response (Description)
	STAT:OPER:PTR	
<b>Related Commands</b>	N/A	·

#### STATus:OPERation:PTR

_Purpose	Queries the Operation Status Register's event register		
_Туре	Required SCPI query		
Command Syntax	N/A		
Command Parameters	N/A		
*RST Value	N/A	N/A	
Query Syntax	STATus:OPERation[:EVENt]?		
Query Parameters	N/A		
Query Response	0		
Description	Queries the bits set in the event register of the Operation Status Register. This command clears all bits in the event register.		
Examples	Command / Query	Response (Description)	
	STAT:OPER?	0	
Related Commands	STATus:OPERation:CONDition? STATus:OPERation:ENABle?		

### STATus:OPERation[:EVENt]?

Purpose	Presets the Status Registers	
_Туре	Required SCPI command	
Command Syntax	STATus:PRESet	
Command Parameters	N/A	
_*RST Value	N/A	
Query Syntax	N/A	
_Query Parameters	N/A	
Query Response	N/A	
Description	The Status Preset command presets the Status Registers. The Operational Status Enable Register is set to 0 and the Questionable Status Enable Register is set to 0. This command is provided for SCPI compliance only.	
Examples	Command / Query	Response (Description)
	STAT:PRES	
Related Commands	N/A	

#### STATus:PRESet

_Purpose	Queries the Questionable Status Condition Register	
_Туре	Required SCPI query	
Command Syntax	N/A	
_Command Parameters	N/A	
*RST Value	N/A	
_Query Syntax	STATus:QUEStionable:CONDition?	
Query Parameters	N/A	
Query Response	0	
Description	The Questionable Status Condition Register query is provided for SCPI compliance only. The VM2164 does not alter any bits in this register and a query always reports a 0.	
Examples	Command / Query	Response (Description)
	STAT:QUES:COND?	0
Related Commands	N/A	

### STATus:QUEStionable:CONDition?

Purpose	Sets the Questionable Status Enable Register	
_Туре	Required SCPI command	
Command Syntax	STATus:QUEStionable:ENABle <nrf></nrf>	
_Command Parameters	<nrf> = numeric ASCII value from 0 to 32767</nrf>	
_*RST Value	<nrf> must be supplied</nrf>	
Query Syntax	STATus:QUEStionable:ENABle?	
Query Parameters	N/A	
Query Response	<nrf> = Numeric ASCII value from 0 to 32767</nrf>	
Description	The command sets the bits in the Questionable Data/Signal Register's enable register to be reported to the summary bit (sets Status Byte Register bit 3 to true). The Status Questionable Enable query reports the contents of the Questionable Data/Signal Register's enable register, then clears the register contents and enters the value into the computer.	
Examples	Command / Query	Response (Description)
	STAT:QUES:ENAB 64	
_	STAT:QUES:ENAB?	64
Related Commands	N/A	-

### STATus:QUEStionable:ENABle

_Purpose	Queries the Questionable Status Event Register	
Туре	Required SCPI query	
Command Syntax	N/A	
Command Parameters	N/A	
*RST Value	N/A	
Query Syntax	STATus:QUEStionable[:EVENt]?	
Query Parameters	N/A	
Query Response	Decimal number	
Description	The query reports the bits set in the event register of the Questionable Data/Signal register. This command reads the event register, then clears all bits in the event register and enters the value into the computer.	
Examples	Command / Query	Response (Description)
	STAT:QUES?	0
Related Commands	N/A	

### STATus:QUEStionable[:EVENt]?

## **APPENDIX A - APPLICATION EXAMPLE**

#### SAMPLE CODE

The sample code supplied with the board gives an example of how the various peripherals are accessed. These peripherals may be used in different ways by changing the design code. The sample uses the following register map. This sample code is available in files **uf\_std.ucf** and **uf\_std.v**.

VXI Register	Function
22	RAM1 Higher address (D2-D0 =A18-A16)
24	RAM1 Lower address (D15-D0 =A15-A0)
26	RAM1 Data
28	RAM2 Higher address (D2-D0 =A18-A16)
2A	RAM2 Lower address (D15-D0 =A15-A0)
2C	RAM2 Data
2E	SIPEX Latch (D15-D0) SIPEX 1 and 2
30	SIPEX Transmitters (D11-D0= Driver12-Driver1) (D15-D12 = Driver11 enable, Driver10 enable, Driver5 enable and Driver4 enable, 0 = enable, 1 = disable)
32	SIPEX Receivers (D7-D0=Receiver8-Receiver1)
34	Open Collector Buffer Configure (D0- Buffer1, D1-Buffer2) 0=Output, 1=Input
36	Open Collector Buffer Data (D15-D0= OCD15-OCD0)
38	Bit 0 = PIRQ Bit 1 = TRIGOUT Bit 2 = TRIGIN
3A	10 MHz Clock Counter
3C	40 MHz Clock Counter
3E	Not used in this example

#### **MEMORY ACCESS**

Two sets of memory each (1MB) is read from and written to the memory through VXI registers assigned above.

#### SIPEX LATCH

Bit	Function	Mode
0 to 3	<b>SIPEX-1, Driver:</b> "0000" Tri-state. "0010" RS-232. "0100" RS-422. "0101" RS-485. "1100" RS-449. "1101" EIA-530. "1110" V.35.	Read / Write
4 to 7	<b>SIPEX-1, Receiver:</b> "0000" Undefined. "0010" RS-232. "0100" RS-422. "0101" RS-485. "1100" RS-449. "1101" EIA-530. "1110" V.35.	Read / Write
8 to 11	SIPEX-2, Driver: "0000" Tri-state. "0010" RS-232. "0100" RS-422. "0101" RS-485. "1100" RS-449. "1101" EIA-530. "1110" V.35.	Read / Write
12 to 15	SIPEX-2, Receiver: "0000" Undefined. "0010" RS-232. "0100" RS-422. "0101" RS-485. "1100" RS-449. "1101" EIA-530. "1110" V.35.	Read / Write

SIPEX Latch is configured as given below.

The register illustrates:

- writing to the Sipex transmitters
- enabling or disabling the four tri-state drivers
- reading the Sipex receivers

#### **OPEN COLLECTOR BUFFERS**

Each buffer is configured either in input mode or output mode. The data is written or read from the VXI registers.

#### **MISC. REGISTERS**

PIRQ	This bit is assigned to the PIRQ pin. An interrupt can be generated by toggling this bit.
TRIGOUT	This bit is assigned to the TRIGOUT signal. The TRIGOUT line (7-0) is selected by word serial command.
TRIGIN	This is a read-only bit that indicates the status of the TRIGIN signal. The TRIGIN line (7-0) is selected by word serial command.
10 and 40 MHz Counters	The 10 MHz counter simply counts the 10 MHz clock. Though the counter is 32 bit, only the upper 16 bits are assigned to this register. The 40 MHz counter operates the same as the 10 MHz counter.

## UF\_STD.UCF

```
****
     BASIC UCF SYNTAX EXAMPLES V2.1.6
****
# The "#" symbol is a comment character. To use this sample file, find the
# specification necessary, remove the comment character (#) from the
beginning
# of the line, and modify the line (if necessary) to fit your design.
#
            TIMING SPECIFICATIONS
#
# Timing specifications can be applied to the entire device (global) or to
# specific groups in your design (called "time groups'). The time groups are
# declared in two basic ways.
# Method 1: Based on a net name, where 'my_net' is a net that touches all the
          logic to be grouped in to 'logic grp'. Example:
#
#NET my net TNM NET = logic grp ;
# Method 2: Group using the key word 'TIMEGRP' and declare using the names of
          logic in your design. Example:
#
#TIMEGRP group name = FFS ("U1/*");
          creates a group called 'group name' for all flip-flops within
#
          the hierarchical block called U1. Wildcards are valid.
#
#
# Grouping is very important because it lets you tell the software which
parts
# of a design run at which speeds. For the majority of the designs with only
# one clock, use simple global constraints.
# The type of grouping constraint you use can vary depending on the synthesis
# tools you are using. Foundation Express does better with Method 2.
#
***
# Internal to the device clock speed specifications - Tsys #
*****
                      /^^^^\
# data
# -----| D Q |-----{ LOGIC } -----| D Q |-----
       #
                                       ---|> CLK |
                               ---|> CLK |
#
# clock | -----
                              | -----
# _____
# _____
# Single Clock
# _____
#
```

www.vxitech.com

```
# _____
# PERIOD TIME-SPEC
# _____
# The PERIOD spec. covers all timing paths that start or end at a
# register, latch, or synchronous RAM which are clocked by the reference
# net (excluding pad destinations). Also covered is the setup
# requirement of the synchronous element relative to other elements
# (ex. flip flops, pads, etc...).
# NOTE: The default unit for time is nanoseconds.
#NET clock PERIOD = 50ns ;
#
#
      -OR-
#
# _____
# FROM: TO TIME-SPECs
# _____
# FROM:TO style timespecs can be used to constrain paths between time
# groups. NOTE: Keywords: RAMS, FFS, PADS, and LATCHES are predefined
# time groups used to specify all elements of each type in a design.
#TIMEGRP RFFS = RISING FFS ("*"); // creates a rising group called RFFS
#TIMEGRP FFFS = FALLING FFS ("*"); // creates a falling group called FFFS
#TIMESPEC TSF2F = FROM : FFS : TO : FFS : 50 ns; // Flip-flips with the
same edge
#TIMESPEC TSR2F = FROM : RFFS : TO : FFFS : 25 ns; // rising edge to
falling edge
#TIMESPEC TSF2R = FROM : FFFS : TO : RFFS : 25 ns; // falling edge to
rising edge
# _____
# Multiple Clocks
# _____
# Requires a combination of the 'Period' and 'FROM:TO' type time
specifications
#NET clock1 TNM NET = clk1 grp ;
#NET clock2 TNM NET = clk2 grp ;
#
#TIMESPEC TS clk1 = PERIOD : clk1 grp : 50 ;
#TIMESPEC TS clk2 = PERIOD : clk2 qrp : 30 ;
#TIMESPEC TS ck1 2 ck2 = FROM : clk1_grp : TO : clk2_grp : 50 ;
#TIMESPEC TS ck2 2 ck1 = FROM : clk2 grp : TO : clk1 grp : 30 ;
#
****
# CLOCK TO OUT specifications - Tco
*****
                       /^^^^\
                                   ____\
# from
# -----| D Q |-----{ LOGIC } -----| Pad >
# PLD
       \vvvvv/
                                 ____/
       ---|> CLK |
#
# clock | -----
# _____
#
```

```
# -----
# OFFSET TIME-SPEC
# _____
# To automatically include clock buffer/routing delay in your
# clock-to-out timing specifications, use OFFSET constraints .
# For an output where the maximum clock-to-out (Tco) is 25 ns:
#NET out net name OFFSET = OUT 25 AFTER clock net name ;
#
#
     -OR-
#
# _____
# FROM: TO TIME-SPECs
# _____
#TIMESPEC TSF2P = FROM : FFS : TO : PADS : 25 ns;
# Note that FROM: FFS : TO: PADS constraints start the delay analysis
# at the flip flop itself, and not the clock input pin. The recommended
# method to create a clock-to-out constraint is to use an OFFSET constraint.
#
*****
# Pad to Flip-Flop speed specifications - Tsu
                                                  #
****
              /^^^^\
# ----\
                                    into PLD
# |pad >-----{ LOGIC } ----- | D Q |------
# -----/ \vvvvv/
                       |
                               #
                        ---|> CLK |
                       | -----
# clock
# _____
#
# _____
# OFFSET TIME-SPEC
# _____
# To automatically account for clock delay in your input setup timing
# specifications, use OFFSET constraints.
# For an input where the maximum setup time is 25 ns:
#NET in net name OFFSET = IN 25 BEFORE clock net name ;
#
#
     -OR-
#
# -----
# FROM: TO TIME-SPECs
# _____
#TIMESPEC TSP2F = FROM : PADS : TO : FFS : 25 ns;
# Note that FROM: PADS : TO: FFS constraints do not take into account any
# delay for the clock path. The recommended method to create an input
# setup time constraint is to use an OFFSET constraint.
#
#
```

```
*****
# Pad to Pad speed specifications - Tpd
***
             /^^^^\
# ----\
                          ----\
# |pad >-----{ LOGIC } -----| pad >
# ----/
             \vvvvv/
                          ____/
#
# _____
# FROM: TO TIME-SPECs
# _____
#TIMESPEC TSP2P = FROM : PADS : TO : PADS : 125 ns;
******
# Other timing specifications
*********
# _____
# TIMING IGNORE
# _____
# If you can ignore timing of paths, use Timing Ignore (TIG). NOTE: The
# "*" character is a wild card, which can be used for bus names. A "?"
# character can be used to wild-card one character.
# Ignore timing of net reset n:
#NET : reset n : TIG ;
# Ignore data reg(7:0) net in instance mux mem:
#NET : mux mem/data reg* : TIG ;
# Ignore data reg(7:0) net in instance mux mem as related to a TIMESPEC
# named TS01 only:
#NET : mux mem/data reg* : TIG = TS01 ;
# Ignore data1 sig and data2 sig nets:
#NET : data? sig : TIG ;
#
# _____
# PATH EXCEPTIONS
# _____
# If your design has outputs that can be slower than others, you can
# create specific timespecs similar to this example for output nets
# named out data(7:0) and irq n:
#TIMEGRP slow outs = PADS(out data* : irq n) ;
#TIMEGRP fast outs = PADS : EXCEPT : slow outs ;
#TIMESPEC TS08 = FROM : FFS : TO : fast outs : 22 ;
#TIMESPEC TS09 = FROM : FFS : TO : slow outs : 75 ;
# If you have multi-cycle FF to FF paths, you can create a time group
# using either the TIMEGRP or TNM statements.
```

```
# WARNING: Many VHDL/Verilog synthesizers do not predictably name flip
# flop Q output nets. Most synthesizers do assign predictable instance
# names to flip flops, however.
# TIMEGRP example:
#TIMEGRP slowffs = FFS(inst path/ff q output net1* :
#inst path/ff q output net2*);
# TNM attached to instance example:
#INST inst path/ff instance name1 reg* TNM = slowffs ;
#INST inst path/ff instance name2 reg* TNM = slowffs ;
# If a FF clock-enable is used on all flip flops of a multi-cycle path,
# you can attach TNM to the clock enable net. NOTE: TNM attached to a
# net "forward traces" to any FF, LATCH, RAM, or PAD attached to the
# net.
#NET ff clock enable net TNM = slowffs ;
# Example of using "slowffs" timegroup, in a FROM:TO timespec, with
# either of the three timegroup methods shown above:
#TIMESPEC TS10 = FROM : slowffs : TO : FFS : 100 ;
# Constrain the skew or delay associate with a net.
#NET any net name MAXSKEW = 7 ;
#NET any net name MAXDELAY = 20 ns;
#
# Constraint priority in your .ucf file is as follows:
#
#
   highest 1. Timing Ignore (TIG)
#
           2. FROM : THRU : TO specs
#
           3. FROM : TO specs
   lowest 4. PERIOD specs
#
#
# See the on-line "Library Reference Guide" document for
# additional timespec features and more information.
#
******
#
#
#
        LOCATION and ATTRIBUTE SPECIFICATIONS
                                                     #
#
***
# Pin and CLB location locking constraints
                                                     #
*****
```

www.vxitech.com

```
# ------
# Assign an IO pin number
# _____
#INST io_buf_instance_name LOC = P110 ;
#NET io_net name LOC = P111 ;
# _____
# Assign a signal to a range of I/O pins
# _____
#NET "signal name" LOC=P32, P33, P34;
# _____
# Place a logic element(called a BEL) in a specific CLB location.
# BEL = FF, LUT, RAM, etc...
# _____
#INST instance path/BEL inst name LOC = CLB R17C36 ;
# _____
# Place CLB in rectangular area from CLB R1C1 to CLB R5C7
# ______
#INST /U1/U2/reg<0> LOC=clb r1c1:clb r5c7;
# _____
# Place hierarchical logic block in rectangular area from CLB R1C1 to CLB
R5C7
# _____
#INST /U1* LOC=clb r1c1:clb r5c7;
# ______
# Prohibit IO pin P26 or CLBR5C3 from being used:
# ------
#CONFIG PROHIBIT = P26 ;
#CONFIG PROHIBIT = CLB R5C3 ;
# Config Prohibit is very important for forcing the software to not use
critical
# configuration pins like INIT or DOUT on the FPGA. The Mode pins and JTAG
# Pins require a special pad so they will not be available to this constraint
# _____
# Assign an OBUF to be FAST or SLOW:
# _____
#INST obuf_instance_name FAST ;
#INST obuf_instance_name SLOW ;
# ------
# FPGAs only: IOB input Flip-flop delay specification
# _____
# Declare an IOB input FF delay (default = MAXDELAY).
# NOTE: MEDDELAY/NODELAY can be attached to a CLB FF that is pushed
# into an IOB by the "map -pr i" option.
#INST input ff instance name MEDDELAY ;
#INST input ff instance name NODELAY ;
```

# ------# Assign Global Clock Buffers Lower Left Right Side # \_\_\_\_\_ # INST gbuf1 LOC=SSW # # # NET ERCLK LOC = P63;NET EPFPGACLRN LOC = P25;NET ERD LOC = P208;NET EA29 LOC = P11;NET EA<0> LOC = P170;LOC = P115;NET EA<1> LOC = P111;NET EA<2> LOC = P198;NET EA<3> NET EA<4> LOC = P104;NET EA<5> LOC = P218;NET EBSELN LOC = P65;LOC = P9;NET EASN NET EDSN LOC = P67;#NET ESIZO LOC = P176;#NET ESIZ1 LOC = P224;LOC = P4;NET ECSPACEN LOC = P230;NET EDSACK1N NET ETRIGIN LOC = P207;LOC = P17;NET ETRIGOUT # Flash/interface data bus NET ED<0> LOC = P177; NET ED<1> LOC = P173;LOC = P159;NET ED<2> LOC = P152;NET ED<3> NET ED<4> LOC = P148;NET ED<5> LOC = P141;NET ED<6> LOC = P129;NET ED<7> LOC = P123;LOC = P49;NET ED<8> LOC = P46;NET ED<9> LOC = P47;NET ED<10> LOC = P50; LOC = P127; LOC = P132; LOC = P138; LOC = P36; NET ED<11> NET ED<12> NET ED<13> NET ED<14>

NET ED<15>

NET EFID<0>	LOC = $P39;$
NET EFID<1>	LOC = P142;
NET EFID<2>	LOC = P144;
NET EFID<3>	LOC = P147;
NET EFID<4>	LOC = $P34;$
NET EFID<5>	LOC = $P52;$
NET EFID<6>	LOC = $P27;$
NET EFID<7>	LOC = P154;
NET EFID<8>	LOC = P165;
NET EFID<9>	LOC = P156;
NET EFID<10>	LOC = $P21;$
NET EFID<11>	LOC = P164;
NET EFID<12>	LOC = P18;
NET EFID<13>	LOC = P167;
NET EFID<14>	LOC = P16;
NET EFID<15>	LOC = P15;
	,
# Flash address bus	
NET EFA<0>	LOC = P183;
NET EFA<1>	LOC = P184;
NET EFA<2>	LOC = P187;
NET EFA<3>	LOC = P188;
NET EFA<4>	LOC = P202;
NET EFA<5>	LOC = P203;
NET EFA<6>	LOC = P209;
NET EFA<7>	LOC = P210;
NET EFA<8>	LOC = P213;
NET EFA<9>	LOC = P214;
NET EFA<10>	LOC = P220;
NET EFA<11>	LOC = P221;
NET EFA<12>	LOC = P232;
NET EFA<13>	LOC = P233;
NET EFA<14>	LOC = P238;
NET EFA<15>	LOC = P239;
NET EFA<16>	LOC = P2;
NET EFA<17>	LOC = P3;
NET EFA<18>	LOC = P216;
	100 1210,
NET EMEMCS1N	LOC = P87;
NET EMEMCS2N	LOC = P189;
NET EMEMRDN	LOC = P186;
NET EMEMWRN	LOC = P236;
	100 - 1230,
NET ESCS1	LOC = P234;
NET ESCS2	LOC = P8;
NH1 10002	100 10,
#open collector buffer	
NET EGAB1	LOC = P73;
NET EGBA1	LOC = P206;
NET EGBAI	LOC = P53;
NET ECBA1	LOC = P168;
NET ESAB1	LOC = P171;
NET ESBAI	LOC = P1/1, LOC = P54;
TADOLI IODAL	100 - FJ4,

NET EGAB2 NET EGBA2 NET ECAB2 NET ECBA2 NET ESBA2	LOC = P112; LOC = P113; LOC = P114; LOC = P117; LOC = P174; LOC = P172;
NET EOCD1<0> NET EOCD1<1> NET EOCD1<2> NET EOCD1<3> NET EOCD1<3> NET EOCD1<4> NET EOCD1<5> NET EOCD1<6> NET EOCD1<7>	LOC = P33; LOC = P146; LOC = P149; LOC = P31; LOC = P162; LOC = P155; LOC = P24; LOC = P55;
NET EOCD2<0> NET EOCD2<1> NET EOCD2<2> NET EOCD2<3> NET EOCD2<4> NET EOCD2<4> NET EOCD2<5> NET EOCD2<6> NET EOCD2<7>	LOC = P23; LOC = P169; LOC = P102; LOC = P12; LOC = P237; LOC = P200; LOC = P84; LOC = P95;
#NET EPTCLK NET EIRQ	LOC = P118; LOC = P13;
<pre>#Sipex driver NET ESPDR&lt;0&gt; NET ESPDR&lt;1&gt; NET ESPDR&lt;2&gt; NET ESPDR&lt;3&gt; NET ESPDR&lt;4&gt; NET ESPDR&lt;5&gt; NET ESPDR&lt;6&gt; NET ESPDR&lt;6&gt; NET ESPDR&lt;7&gt; NET ESPDR&lt;8&gt; NET ESPDR&lt;9&gt; NET ESPDR&lt;10&gt; NET ESPDR&lt;11&gt;</pre>	LOC = P81; LOC = P76; LOC = P77; LOC = P125; LOC = P191; LOC = P93; LOC = P43; LOC = P136; LOC = P38; LOC = P231; LOC = P26;
<pre>#tristate driver enable NET ESPDREN&lt;0&gt; NET ESPDREN&lt;1&gt; NET ESPDREN&lt;2&gt; NET ESPDREN&lt;3&gt;</pre>	LOC = P194; LOC = P228; LOC = P225; LOC = P205;

#Sipex receiver

NET ESPR<0>	LOC = P72;
NET ESPR<1>	LOC = P126;
NET ESPR<2>	LOC = P69;
NET ESPR<3>	LOC = P110;
NET ESPR<4>	LOC = P109;
NET ESPR<5>	LOC = P137;
NET ESPR<6>	LOC = P41;
NET ESPR<7>	LOC = P134;
#10 Mhz clock NET ECLK_10Mhz	LOC = P107;
#40 Mhz clock NET ECLK_40Mhz	LOC = P57;

#End of File

## UF\_STD.V

```
***
**
** Copyright (c) 1997 VXI Technology, Inc. All Rights Reserved
* *
** Project Name: VM6069 USER FPGA VXI REGISTER DECODING
* *
** Author: MANI
* *
** Revision History: 04/26/99
**
** Date
             Initials
                           Modification
* *
* *
** Description
* *
* *
**/
* * *
Module Name: main
Description Top module for uf std
**/
module
        main
(ERCLK, EPFPGACLRN, ERD, EA29, EA, EBSELN, EASN, EDSN, ESIZ0, ESIZ1, ECSPACEN, EDSACK1N,
    ETRIGIN, ETRIGOUT, ED, EFID, EFA, EMEMCS1N, EMEMCS2N, EMEMRDN, EMEMWRN, ESCS1, ES
CS2,
    EOCD1, EOCD2, EGAB1, EGBA1, ECAB1, ECBA1, ESAB1, ESBA1, EGAB2, EGBA2, ECAB2,
    ECBA2,ESAB2,ESBA2,EIRQ,ESPDR,ESPDREN,ESPR,ECLK 40Mhz,ECLK 10Mhz);
input
         ERCLK, EPFPGACLRN, ERD, EA29, EBSELN, EASN, EDSN, ESIZ0, ESIZ1, ECSPACEN;
         ECLK 40Mhz, ECLK 10Mhz;
input
         [5:0]EA;
input
         ETRIGIN;
input
output
         EDSACK1N, ETRIGOUT;
output
         EIRQ;
inout
        [15:0]ED;
                       //VMIP and Flash data bus
output
        [18:0]EFA;
                       //Flash and Memory address bus
inout
         [15:0]EFID;
                       //memory data bus
output
        EMEMCS1N, EMEMCS2N, EMEMRDN, EMEMWRN;
req
         EMEMCS1N, EMEMCS2N, EMEMRDN, EMEMWRN;
```

//sipex latch signals output ESCS1, ESCS2; ESCS1, ESCS2; req //sipex driver signals output [11:0]ESPDR; //sipex tristate drivers' enable signals output [3:0]ESPDREN; //sipex receivers input [7:0]ESPR; //Bidirectional Data bus control condition [15:0] vmip\_readdata; req [15:0] ED = ERD ? vmip readdata :16'bz; wire //Memory data bus bidirectional control conition memory read; req req [15:0] memory data; [15:0] EFID = memory read ? 16'bz : memory data; wire req [3:0] state; req access\_done; access\_memory; reg [18:0] memory address; reg [3:0]mem type; reg //vmip dsack control wire dsack; assign EDSACK1N= dsack ? EASN: 'bZ; //Open collector buffer EGAB1, EGBA1, ECAB1, ECBA1, ESAB1, ESBA1; output EGAB2, EGBA2, ECAB2, ECBA2, ESAB2, ESBA2; output inout [7:0] EOCD1; inout [7:0] EOCD2; wire [7:0] EOCD1; wire [7:0] EOCD2; req [15:0] oc data; //Internal registers [15:0] reg22data; reg [15:0] reg24data; reg [15:0] reg26data; reg reg [15:0] reg28data; [15:0] reg2adata; reg [15:0] reg2cdata; reg req [15:0] reg2edata;

reg [15:0] reg30data; reg [15:0] reg32data;

```
[15:0] reg34data;
req
            [15:0] reg36data;
reg
            [15:0] reg38data;
reg
            [15:0] reg3adata;
req
            [15:0] reg3cdata;
req
            [31:0]CLK10Counter;
req
            [31:0]CLK40Counter;
reg
//vmip bus access/register select signals
wire
            REG22CS, REG24CS, REG26CS, REG28CS, REG2aCS, REG2cCS, REG2eCS,
                  REG30CS, REG32CS, REG34CS, REG36CS, REG38CS, REG3aCS, REG3cCS,
                  REG3eCS,CSH,CSL,REG ACCESS,RD ACTIVE,WR ACTIVE;
            Generate Ack;
reg
wire
            reset term;
//instantiate modules
//address decoder
addrdec Decoder
(.RCLK(ERCLK), .reset term(reset term), .RD(ERD), .A29(EA29), .A(EA),
                  .BSELN(EBSELN), .ASN(EASN), .DSN(EDSN),
                  .SIZO(ESIZO), .SIZ1(ESIZ1), .CSPACEN(ECSPACEN),
                  .REG22CS(REG22CS), .REG24CS(REG24CS), .REG26CS(REG26CS),
                  .REG28CS(REG28CS), .REG2aCS(REG2aCS), .REG2cCS(REG2cCS),
                  .REG2eCS(REG2eCS), .REG30CS(REG30CS), .REG32CS(REG32CS),
                  .REG34CS(REG34CS), .REG36CS(REG36CS), .REG38CS(REG38CS),
                  .REG3aCS(REG3aCS), .REG3cCS(REG3cCS), .REG3eCS(REG3eCS),
                  .CSH(CSH), .CSL(CSL), .REG ACCESS(REG ACCESS),
                  .RD ACTIVE (RD ACTIVE), .WR ACTIVE (WR ACTIVE) );
//VXI bus acknowlegde
vmip bus ack Bus Ack(.RCLK(ERCLK),.RESETN(EPFPGACLRN),.ASN(EASN),
                         .dsack(dsack),.Generate Ack(Generate Ack));
//10 Mhz clock counter
CLK Counter CLK 10Mhz Counter
(.CLK(ECLK 10Mhz),.CLRN(EPFPGACLRN),.Q(CLK10Counter));
//40Mhz clock counter
CLK_Counter CLK_40Mhz_Counter
(.CLK(ECLK 40Mhz),.CLRN(EPFPGACLRN),.Q(CLK40Counter));
//Triggerout line
assign ETRIGOUT=reg38data[1];
//Interrupt line
assign EIRQ=reg38data[0];
//memory address
assign EFA=memory address;
```

```
//OC configure
assign ECAB1 =0;
assign ECBA1 =0;
assign ESAB1 =0;
assign ESBA1 =0;
assign ECAB2 =0;
assign ECBA2 =0;
assign ESAB2 =0;
assign ESBA2 =0;
//bit 0 for port0 and bit 1 for port1
//0 for output and 1 for input
assign EGAB1 =reg34data[0];
assign EGAB2 =reg34data[1];
assign EGBA1 =reg34data[0];
assign EGBA2 =reg34data[1];
//assign data
assign EOCD1 = reg34data[0] ? 8'bz : oc data[7:0];
assign EOCD2 = reg34data[1] ? 8'bz : oc data[15:8];
//assign sipex driver
assign ESPDR[0] = reg30data[0];
assign ESPDR[1] = reg30data[1];
assign ESPDR[2] = reg30data[2];
assign ESPDR[3] = reg30data[3];
assign ESPDR[4] = reg30data[4];
assign ESPDR[5] = reg30data[5];
assign ESPDR[6] = reg30data[6];
assign ESPDR[7] = reg30data[7];
assign ESPDR[8] = reg30data[8];
assign ESPDR[9] = reg30data[9];
assign ESPDR[10] = reg30data[10];
assign ESPDR[11] = reg30data[11];
//assign sipex tristate enable signals
assign ESPDREN[0]=reg30data[12];
assign ESPDREN[1]=reg30data[13];
assign ESPDREN[2]=reg30data[14];
assign ESPDREN[3]=reg30data[15];
//to reset the register select signals
assign reset term=!EPFPGACLRN | EASN | (dsack & !ERD);
// start the flow
      always @ (posedge ERCLK)
      begin
            if ( EPFPGACLRN==0 )
```

```
begin
                      //clear all the variables
                      reg22data<=0;</pre>
                      reg24data<=0;</pre>
                      reg26data<=0;</pre>
                      reg28data<=0;</pre>
                      reg2adata<=0;</pre>
                      reg2cdata<=0;</pre>
                      reg2edata<=0;</pre>
                      reg30data<=0;</pre>
                      reg34data<=0;</pre>
                      reg36data<=0;</pre>
                      reg38data<=0;</pre>
                      reg3adata<=0;</pre>
                      reg3cdata<=0;</pre>
                      oc data <= 0;</pre>
                      vmip readdata <= 0;</pre>
                      Generate Ack<=0;</pre>
                      access memory<=0;</pre>
                      memory read<=1;</pre>
                      mem type<=0;</pre>
              end
//generate ack for memory read/write
       else if( (access_memory==1) && (access_done==1) )
              begin
                      if(memory read==1)
                             begin
                                     vmip readdata<=memory_data;</pre>
                             end
                      Generate Ack<=1;
              end
       else if ( EASN==1 )
              begin
                      Generate Ack<=0;
                      access_memory<=0;</pre>
              end
       else
              begin
 //vmip write cycle
                      if( (REG ACCESS==1) && (WR ACTIVE==1) )
                             begin
                                     if(REG22CS)
                                            begin
                                                    reg22data<=ED;</pre>
//memory1 higher address
                                                    Generate Ack<=1;
                                            end
                                     if(REG24CS)
                                            begin
                                                    reg24data<=ED;</pre>
//memory1 lower address
                                                    Generate_Ack<=1;</pre>
                                            end
```

```
if(REG26CS)
//memory1 data
                                            begin
                                                   reg26data<=ED;</pre>
                                                   memory read<=0;</pre>
                                                   access_memory<=1;</pre>
                                                   mem type<=0;</pre>
                                            end
                                     if(REG28CS)
                                            begin
                                                   reg28data<=ED;</pre>
//memory2 higher address
                                                   Generate Ack<=1;</pre>
                                            end
                                     if(REG2aCS)
                                            begin
                                                   reg2adata<=ED;</pre>
//memory2 lower address
                                                   Generate Ack<=1;
                                            end
                                     if(REG2cCS)
//memory2 data
                                            begin
                                                   reg2cdata<=ED;</pre>
                                                   memory read<=0;</pre>
                                                   access memory<=1;</pre>
                                                   mem type<=1;</pre>
                                            end
                                     if(REG2eCS)
//sipex latch
                                            begin
                                                   reg2edata<=ED;</pre>
                                                   memory read<=0;</pre>
                                                   access memory<=1;</pre>
                                                   mem_type<=2;</pre>
                                            end
                                     if(REG30CS)
//sipex drivers
                                            begin
                                                   reg30data<=ED;</pre>
                                                   Generate Ack<=1;
                                            end
                                     if(REG32CS)
//sipex receivers-no write
                                            begin
                                                   Generate Ack<=1;</pre>
                                            end
                                     if(REG34CS)
//OC configure
                                            begin
                                                   reg34data<=ED;</pre>
                                                   Generate Ack<=1;</pre>
                                            end
```

```
if(REG36CS)
//OC data
                                           begin
                                                  oc data<=ED;</pre>
                                                  Generate_Ack<=1;</pre>
                                           end
                                    if(REG38CS)
//Misc
                                           begin
                                                  reg38data<=ED;</pre>
                                                  Generate Ack<=1;</pre>
                                           end
                            end
//vmip read cycle
                     else if( (REG ACCESS==1) && (RD ACTIVE==1) )
                            begin
                                    if(REG22CS)
                                           begin
//memory1 higher address
                                                  vmip readdata<=reg22data;</pre>
                                                  Generate Ack<=1;</pre>
                                           end
                                    if(REG24CS)
                                           begin
//memory1 lower address
                                                  vmip readdata<=reg24data;</pre>
                                                  Generate Ack<=1;
                                           end
                                    if(REG26CS)
                                           begin
//memory1 data
                                                  memory read<=1;</pre>
                                                  access memory<=1;</pre>
                                                  mem type<=0;</pre>
                                           end
                                           if(REG28CS)
                                           begin
//memory2 higher address
                                                  vmip readdata<=reg28data;</pre>
                                                  Generate Ack<=1;</pre>
                                           end
                                    if(REG2aCS)
                                           begin
//memory2 lower address
                                                  vmip readdata<=reg2adata;</pre>
                                                  Generate Ack<=1;</pre>
                                           end
                                    if(REG2cCS)
                                           begin
//memory2 data
                                                  memory read<=1;</pre>
                                                  access memory<=1;</pre>
                                                  mem_type<=1;</pre>
                                           end
```

if(REG2eCS) begin //sipex latch vmip readdata<=reg2edata;</pre> Generate Ack<=1;</pre> end if(REG30CS) begin //sipex drivers vmip readdata<=reg30data;</pre> Generate Ack<=1; end if(REG32CS) begin //sipex receivers vmip readdata<=0;</pre> reg32data[7:0]<=ESPR[7:0]; vmip readdata<=reg32data;</pre> Generate Ack<=1;</pre> end if(REG34CS) begin //OC configure vmip readdata<=reg34data;</pre> Generate Ack<=1;</pre> end if(REG36CS) begin //OC data vmip readdata<=0;</pre> if(reg34data[0]==1) vmip readdata[7:0]<=EOCD1[7:0];</pre> if(reg34data[1]==1) vmip readdata[15:8]<=EOCD2[7:0];</pre> Generate Ack<=1;</pre> end if(REG38CS) begin //Misc //save trignin status reg38data[2]<=ETRIGIN;</pre> vmip readdata<=reg38data;</pre> Generate Ack<=1;</pre> end if(REG3aCS) begin //Clk 10 Mhz reg3adata[15:0] <= CLK10Counter[31:16];</pre> vmip readdata<=reg3adata;</pre> Generate\_Ack<=1;</pre> end

```
if(REG3cCS)
                                        begin
//Clk 40 Mhz
reg3cdata[15:0] <= CLK40Counter[31:16];
                                               vmip_readdata<=reg3cdata;</pre>
                                               Generate Ack<=1;
                                         end
                           end
             end
end
//memory read/write
always @ (posedge ERCLK or posedge reset term)
begin
      if( reset_term )
             begin
                    access done<=0;</pre>
                    state<=0;</pre>
                    EMEMCS1N<=1;
                    EMEMCS2N<=1;
                    EMEMRDN<=1;
                    EMEMWRN<=1;
                    ESCS1<=1;
                    ESCS2<=1;
                    memory address<=0;</pre>
             end
      else if(access memory==1)
             begin
                    case(state)
                           0:
                                  begin
                                         case(mem_type)
                                               0:
//RAM1
                                                      begin
//place address
                                  memory address[18:16] <= reg22data[2:0];</pre>
                                  memory address[15:0] <= reg24data[15:0];</pre>
//place data for write
                                         if(memory_read==0)
                                  memory_data<=reg26data;</pre>
                                                      end
                                               1:
//RAM2
                                                      begin
//place address
                                  memory address[18:16] <= reg28data[2:0];</pre>
                                  memory address[15:0] <= reg2adata[15:0];</pre>
//place data for write
                                         if(memory read==0)
                                  memory_data<=reg2cdata;</pre>
                                                      end
```

```
2:
//sipex latch
                                                     begin
//place data for write latch
                                              if(memory_read==0)
                                 memory_data<=reg2edata;</pre>
                                                     end
                                              default:;
                                       endcase
                                       state<=1;</pre>
                                 end
                          1:
                                 begin
                                        case(mem_type)
                                              0:
                                                    EMEMCS1N<=0;
//place chip select for RAM
                                              1: EMEMCS2N<=0;
                                              2:
                                                     begin
//place clock for sipex latch
                                                            ESCS1<=0;
                                                            ESCS2<=0;
                                                     end
                                              default:;
                                       endcase
                                       state<=2;</pre>
                                 end
                          2:
                                 begin
//place write signal for write or
//read signal for read
                                        case(mem_type)
                                              0,1:
                                                     begin
if(memory_read==1)
EMEMRDN<=\overline{0};
                                                     else
EMEMWRN<=0;
                                                     end
                                                     default:;
                                        endcase
//remove clock from latch-data is stable now
                                       ESCS1<=1;
                                       ESCS2<=1;
                                       state<=3;</pre>
                                 end
                          3: state<=4;
```

```
4:
                                  begin
                                         case(mem_type)
                                                0,1:
//read data for read
                                                       if(memory_read==1)
memory_data<=EFID;</pre>
                                                default:;
                                         endcase
                                         EMEMCS1N<=1;
                                         EMEMCS2N<=1;
                                         EMEMRDN<=1;
                                         EMEMWRN<=1;
                                         ESCS1<=1;
                                         ESCS2<=1;
                                         state<=5;</pre>
                                  end
                           5:
                                  begin
                                         state<=6;</pre>
                                         access_done<=1;</pre>
                                  end
                           6:
                                  begin
//state=6;
//access_done=1;
                                  end
                           default:;
                    endcase
              end
end
```

endmodule

```
* * *
Module Name: addrdec
Description
     This is the VXI register decoding. It generates one of the 15 register
     chip select (active high), internal register select signal, low byte
     and high byte select signals and read & write signals
**/
module
           addrdec
(RCLK, reset term, RD, A29, A, BSELN, ASN, DSN, SIZ0, SIZ1, CSPACEN,
     REG22CS, REG24CS, REG26CS, REG28CS, REG2aCS, REG2cCS, REG2eCS, REG30CS,
                 REG32CS, REG34CS, REG36CS, REG38CS, REG3aCS, REG3cCS, REG3eCS,
                 CSH, CSL, REG ACCESS, RD ACTIVE, WR ACTIVE);
input
           RCLK, reset term, RD, A29, BSELN, ASN, DSN, SIZ0, SIZ1, CSPACEN;
input
           [5:0]A;
output
           REG22CS, REG24CS, REG26CS, REG28CS, REG2aCS, REG2cCS, REG2eCS, REG30CS,
     REG32CS, REG34CS, REG36CS, REG38CS, REG3aCS, REG3aCS, REG3eCS, CSH, CSL,
                 REG ACCESS;
           REG22CS, REG24CS, REG26CS, REG28CS, REG2aCS, REG2cCS, REG2eCS, REG30CS,
req
     REG32CS, REG34CS, REG36CS, REG38CS, REG3aCS, REG3aCS, REG3eCS, CSH, CSL,
                 REG ACCESS;
           RD ACTIVE, WR ACTIVE;
output
           RD ACTIVE, WR ACTIVE;
req
// Address Decoding Logic Equations
     always @ (posedge RCLK or posedge reset term)
     begin
           if( reset term )
           begin
                 //clear all chip selects when reset or ASN is high
                 REG22CS<=0; REG24CS<=0; REG26CS<=0; REG28CS<=0; REG2aCS<=0;
                 REG2cCS<=0; REG2eCS<=0; REG30CS<=0; REG32CS<=0; REG34CS<=0;
                 REG36CS<=0; REG38CS<=0; REG3aCS<=0; REG3cCS<=0; REG3eCS<=0;</pre>
                 CSH<=0; CSL<=0; REG ACCESS<=0;
                 RD ACTIVE<=0; WR ACTIVE<=0;
           end
           else if (ASN ==0 && DSN ==0 && CSPACEN== 1 && A29==1 && BSELN==0)
           begin
                 case(A)
                             2: REG22CS<=1;
                             4: REG24CS<=1;
                             6: REG26CS<=1;
                             8: REG28CS<=1;
```

```
'ha: REG2aCS<=1;
                                'hc: REG2cCS<=1;
                                'he: REG2eCS<=1;
                                'h10: REG30CS<=1;
                                'h12: REG32CS<=1;
                                'h14: REG34CS<=1;
                                'h16: REG36CS<=1;
                                'h18: REG38CS<=1;
                                'h1a: REG3aCS<=1;</pre>
                                'h1c: REG3cCS<=1;</pre>
                                'hle: REG3eCS<=1;</pre>
                         default:;
                         endcase
      //set a signal to indicate register is selected and
      //assign low and high byte signals
             if (REG22CS==1 || REG24CS==1 ||REG26CS==1 ||REG28CS==1
      ||REG2aCS==1 ||
                         REG2cCS==1 ||REG2eCS==1 ||REG30CS==1 ||REG32CS==1
                         ||REG34CS==1 ||REG36CS==1 ||REG38CS==1 ||REG3aCS==1
                         ||REG3cCS==1 ||REG3eCS==1 )
                         begin
                               REG ACCESS<=1;</pre>
                               if( (SIZ1==1 && A[0]==0) || (SIZ0==1 && A[0]==1
))
                                      CSH <= 1;
                               if( (SIZ1==1 && A[0]==0) || (SIZ0==1 && A[0]==0
) )
                                      CSL <= 1;
      //in motorola convention higher byte(d15-d8) is stored in lower
      //memory(A0 \text{ is low}) and lower byte(d7-d0) is stored in higher
      //memory(A0 is high).
      //CSL is high when lower memory is selected and CSH is high when
      //higher memory is selected
      //select read or write signal
                                if(RD)
                                      RD ACTIVE<=1;
                               else
                                      WR ACTIVE<=1;
                         end
                   end
```

end endmodule

```
***
Module Name: vmip bus ack
Description Generates DSACK signal to vmip bus
                                    **/
module
        vmip bus ack (RCLK, RESETN, ASN, dsack, Generate Ack);
input
        RCLK, RESETN, ASN, Generate Ack;
output
       dsack;
        dsack;
req
wire
       r reset = !RESETN | ASN ;
always @ (posedge RCLK or posedge r reset)
    begin
        if( r reset)
            begin
                dsack<=0;
            end
        else if(Generate Ack==1)
           begin
                dsack<=1;
            end
    end
endmodule
***
Module Name: CLK Counter
Description Counter
******
**/
      CLK Counter (CLK,CLRN,Q );
module
input
        CLK, CLRN;
output
       [31:0]Q;
reg
        [31:0]Q;
always @ (posedge CLK or negedge CLRN)
   begin
        if (CLRN==0)
            Q <= 0;
        else
            Q <= Q + 1;
    end
endmodule
**/
```

# LOOPBACK CONNECTOR USED TO TEST VM6069

UUT P1	Output Signal Name	Connect Via	UUT P1	Input Signal Name
1	TXD1+	30awg Black wire (5cm)	3	RXD1+
2	TXD1-	30awg Black wire (5cm)	4	RXD1-
3	RXD1+			
4	RXD1-			
5	RTS1+	30awg Black wire (5cm)	7	CTS1+
6	RTS1-	30awg Black wire (5cm)	8	CTS1-
7	CTS1+			
8	CTS1-			
9	DTR1+	30awg Black wire (5cm)	11	DSR1+
10	DTR1-	30awg Black wire (5cm)	12	DSR1-
11	DSR1+			
12	DSR1-			
13	TXC1+	30awg Black wire (5cm)	15	RXC1+
14	TXC1-	30awg Black wire (5cm)	16	RXC1-
15	RXC1+			
16	RXC1-			
17	ST1+	30awg Black wire (5cm)	25*	RXD1+
18	ST1-	30awg Black wire (5cm)	26*	RXD1-
19	RL1+	30awg Black wire (5cm)	29*	CTS2+
20	RL1-	30awg Black wire (5cm)	30*	CTS2-
21	GND	N/C		
22	GND	N/C		
23	TXD2+	30awg Black wire (5cm)	25	RXD2+
24	TXD2-	30awg Black wire (5cm)	26	RXD2-
25	RXD2+			
26	RXD2-			
27	RTS2+	30awg Black wire (5cm)	29	CTS2+
28	RTS2-	30awg Black wire (5cm)	30	CTS2-
29	CTS2+			
30	CTS2-			
31	DTR2+	30awg Black wire (5cm)	33	DSR2+
32	DTR2-	30awg Black wire (5cm)	34	DSR2-
33	DSR2+			
34	DSR2-			
35	TXC2-	30awg Black wire (5cm)	37	RXC2-
36	TXC2+	30awg Black wire (5cm)	38	RXC2+
37	RXC2-			
38	RXC2+			
39	ST2-	30awg Black wire (5cm)	4	RXD1-
40	ST2+	30awg Black wire (5cm)	3	RXD1+
41	RL2-	30awg Black wire (5cm)	8	CTS1-

42	RL2+	30awg Black wire (5cm)	7	CTS1+
43	OCD0	30awg Black wire (5cm)	61	OCD8
44	OCD1	30awg Black wire (5cm)	62	OCD9
45	OCD2	30awg Black wire (5cm)	63	OCD10
46	OCD3	30awg Black wire (5cm)	64	OCD11
47	OCD4	30awg Black wire (5cm)	65	OCD12
48	OCD5	30awg Black wire (5cm)	66	OCD13
49	OCD6	30awg Black wire (5cm)	67	OCD14
50	OCD7	30awg Black wire (5cm)	68	OCD15
51	Х	N/C		
52	Х	N/C		
53	Х	N/C		
54	Х	N/C		
55	Х	N/C		
56	Х	N/C		
57	Х	N/C		
58	Х	N/C		
59	Х	N/C		
60	Х	N/C		
61	DOUT1			
62	DOUT2			
63	DOUT3			
64	DOUT4			
65	DOUT5			
66	DOUT6			
67	DOUT7			
68	DOUT8			

# **APPENDIX B - VM6069 SCHEMATIC**

### 50-0110-000 - SCHEMATIC, VM6069, UNIVERSAL SERIAL INTERFACE

To view, or print, the schematic for the VM6069, open the VM6069.pdf file in the **Manuals** directory on the *Product Manuals and Drivers* CD supplied with this manual.

# INDEX

#### \*

*CLS	61
*ESE	62
*ESR?	63
*IDN?	64
*OPC	65
*RST	66
*SRE	67
*STB?	68
*TRG	69
*TST?	
*WAI	71

#### B

backplane	.16,	55
backplane jumpers	.15,	16

### С

CALibration:SECure:CODE	72
CALibration:SECure[:STATe]	73
command set	
communication protocol	12
cooling	15

## D

device dependant register	
differential drivers	12
differential receivers	12
dynamic address configuration	16

#### F

FIFO	
flash memory	
front panel	17

# H

hand-shaking22
Ι
interface
Κ
keyword
L
logical address15, 16, 17
М

message-based	55
0	

open collector transceivers	12
operational status	80
ÔUTPut:TTLTrg	75
OUTPut[:STATe]	
OUTPut[:TTLTrg]:POLarity	

#### Р

parameter	56
parameters	
peripheral I/O	
peripherals	
power	
PROGram:MODule	
programming language	
protocol FPGA	

### R

register-based	1
----------------	---

#### S

SCSI connector	17
serial transceivers	12
standard serial interface	12
STATus:OPERation:ENABle	82
STATus:OPERation[:EVENt]?	85
STATus:PRESet	
STATus:QUEStionable:CONDition?	
STATus:QUEStionable:ENABle	
STATus:QUEStionable[:EVENt]?	
syntax	

#### Т

tree-structured language	55
TRIGger:SOURce:TTLTrg	
TRIGger:[STATe]	79

#### U

universal serial interface	11,	12
user FPGA	11,	12
USI		12

#### V

VHDL/VERILOG	
VHDL/VERILOG design code	
VMIP	11, 16, 17
VXIbus	11, 12, 15, 17, 21, 22, 55